projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2020-06-29 Luke Kenneth... sort out syntax errors in div commit | commitdiff | tree
2020-06-29 Luke Kenneth... first unit test for div commit | commitdiff | tree
2020-06-29 Luke Kenneth... update submodule to fix div bug commit | commitdiff | tree
2020-06-29 Luke Kenneth... add ignore for parsetab.py commit | commitdiff | tree
2020-06-29 Luke Kenneth... add autogenerated do not commit comment commit | commitdiff | tree
2020-06-29 Luke Kenneth... update submodule to div overflow commit | commitdiff | tree
2020-06-29 Luke Kenneth... separate out divide by zero cases commit | commitdiff | tree
2020-06-29 Luke Kenneth... update OV and OV32 ISACaller flags if overflow occurs commit | commitdiff | tree
2020-06-29 Luke Kenneth... attempting to add overflow setting in ISACaller commit | commitdiff | tree
2020-06-29 Luke Kenneth... whoops, hex parser digits are in multiples of 4 bits commit | commitdiff | tree
2020-06-29 Luke Kenneth... fetch instructions from bare wishbone fetch unit commit | commitdiff | tree
2020-06-28 Cesar StraussStart with a simpler test case commit | commitdiff | tree
2020-06-28 Cesar StraussLet p.ready_o be active while the test ALU is idle commit | commitdiff | tree
2020-06-28 Luke Kenneth... add cached fetch unit pass-through args commit | commitdiff | tree
2020-06-28 Luke Kenneth... need args to WishboneArbiter, match data width size commit | commitdiff | tree
2020-06-28 Cesar StraussAdd missing ports to the test ALU commit | commitdiff | tree
2020-06-28 Luke Kenneth... read from instruction memory using FetchUnitInterface commit | commitdiff | tree
2020-06-28 Luke Kenneth... add Config Fetch interface and quick unit test commit | commitdiff | tree
2020-06-28 Luke Kenneth... add test instruction memory commit | commitdiff | tree
2020-06-28 Luke Kenneth... add readonly option to TestMemory commit | commitdiff | tree
2020-06-28 Luke Kenneth... expand instruction bus width to 64 bit, start on a... commit | commitdiff | tree
2020-06-28 Luke Kenneth... parameterise minerva i-cache commit | commitdiff | tree
2020-06-28 Luke Kenneth... got Pi2LSUI FSM working commit | commitdiff | tree
2020-06-28 Luke Kenneth... sram address do not cut by LSBs commit | commitdiff | tree
2020-06-28 Luke Kenneth... new Pi2LSUI working, using PortInterfaceBase commit | commitdiff | tree
2020-06-28 Luke Kenneth... start new version of Pi2LSUI based on PortInterfaceBase commit | commitdiff | tree
2020-06-28 Luke Kenneth... pass addr/mask through to PortInterfaceBase rd/wr addr commit | commitdiff | tree
2020-06-28 Luke Kenneth... cleanup (remove unneeded imports) commit | commitdiff | tree
2020-06-28 Luke Kenneth... more code-shuffle for TestMemoryPortInterface commit | commitdiff | tree
2020-06-28 Luke Kenneth... more code-shuffle for TestMemoryPortInterface commit | commitdiff | tree
2020-06-28 Luke Kenneth... minor cleanup, put get/set rdport/wrport into function commit | commitdiff | tree
2020-06-28 Luke Kenneth... merge LDSTPort into TestMemoryPortInterface commit | commitdiff | tree
2020-06-28 Luke Kenneth... use PortInterface connect_port commit | commitdiff | tree
2020-06-28 Luke Kenneth... use PortInterface connect_port commit | commitdiff | tree
2020-06-28 Luke Kenneth... attempt to get Pi2LSUI FSM working commit | commitdiff | tree
2020-06-27 Luke Kenneth... only activate ld_in_progress if addr is ok commit | commitdiff | tree
2020-06-27 Luke Kenneth... make Memory accessible via TestSRAMBareLoadStoreUnit commit | commitdiff | tree
2020-06-27 Luke Kenneth... increase (double) address width in TstL0CacheBuffer commit | commitdiff | tree
2020-06-27 Luke Kenneth... increase (double) address width in TstL0CacheBuffer commit | commitdiff | tree
2020-06-27 Luke Kenneth... unit test in l0_cache to connect to testpi and test_bare_wb commit | commitdiff | tree
2020-06-27 Luke Kenneth... make PortInterface modules consistent with same API commit | commitdiff | tree
2020-06-27 Luke Kenneth... use ConfigMemoryPortInterface in TstL0CacheBuffer commit | commitdiff | tree
2020-06-27 Luke Kenneth... fix TestMemLoadStoreUnit, it required a FSM to monitor... commit | commitdiff | tree
2020-06-27 Luke Kenneth... add wishbone Pi2LSUI test commit | commitdiff | tree
2020-06-27 Luke Kenneth... reconfigureable PortInterface testing now possible commit | commitdiff | tree
2020-06-26 Luke Kenneth... name issue in Pi2LSUI commit | commitdiff | tree
2020-06-26 Luke Kenneth... whitespace and imports commit | commitdiff | tree
2020-06-26 Luke Kenneth... whitespace commit | commitdiff | tree
2020-06-26 Luke Kenneth... slight reorg on test_pi2ls.py commit | commitdiff | tree
2020-06-26 Luke Kenneth... correct address in pi2ls commit | commitdiff | tree
2020-06-26 Luke Kenneth... oops forgot to initialise base class of TestMemLoadStor... commit | commitdiff | tree
2020-06-26 Luke Kenneth... add in LenExpand shift/mask commit | commitdiff | tree
2020-06-26 Luke Kenneth... add quick test showing Pi2LSUI not quite reading/writing to commit | commitdiff | tree
2020-06-26 Luke Kenneth... remove extraneous yields commit | commitdiff | tree
2020-06-26 Michael NolanModify pi2ls so it passes the portinterface unit tests commit | commitdiff | tree
2020-06-26 Luke Kenneth... set address ok and fix unit test to check it properly commit | commitdiff | tree
2020-06-26 Luke Kenneth... add pi.busy_o connection, increase to 64 bit commit | commitdiff | tree
2020-06-26 Luke Kenneth... unit test broken is ok :) commit | commitdiff | tree
2020-06-26 Luke Kenneth... set pi.ld.ok to 1 if pi.is_ld_i is set commit | commitdiff | tree
2020-06-26 Michael NolanMove tests for pimem to new file, add ability to test... commit | commitdiff | tree
2020-06-26 Luke Kenneth... load/store unit test needed to wait for busy_o commit | commitdiff | tree
2020-06-26 Luke Kenneth... whitespace commit | commitdiff | tree
2020-06-26 Luke Kenneth... clean up output from BareLoadStoreUnit commit | commitdiff | tree
2020-06-26 Luke Kenneth... halve the test memory size again commit | commitdiff | tree
2020-06-26 Luke Kenneth... shrink test memory size down to only 64 words commit | commitdiff | tree
2020-06-26 Luke Kenneth... investigating why write-enable not getting passed through commit | commitdiff | tree
2020-06-26 Luke Kenneth... whoops forgot to call parent elaborate commit | commitdiff | tree
2020-06-26 Luke Kenneth... add test of SRAM through wishbone bus commit | commitdiff | tree
2020-06-26 Luke Kenneth... code-morph which redirects lsmem unit test through... commit | commitdiff | tree
2020-06-26 Luke Kenneth... add a test SRAM that lives behind a minerva LoadStoreUn... commit | commitdiff | tree
2020-06-26 Luke Kenneth... dynamically specify wishbone layout (no longer hardcode... commit | commitdiff | tree
2020-06-26 Luke Kenneth... add reconfigureable Load/Store class commit | commitdiff | tree
2020-06-26 Luke Kenneth... extra parameterification of minerva LoadStoreUnits commit | commitdiff | tree
2020-06-25 Luke Kenneth... allow Pi2LSUI to accept incoming PortInterface and... commit | commitdiff | tree
2020-06-25 Luke Kenneth... add extra parameter, mask_wid, to TestMemLoadStoreUnit commit | commitdiff | tree
2020-06-25 Luke Kenneth... start connecting up Pi2LSUI commit | commitdiff | tree
2020-06-25 Luke Kenneth... add LenExpand module, tidyup on docstring commit | commitdiff | tree
2020-06-25 Luke Kenneth... add beginnings of Pi2LSUI commit | commitdiff | tree
2020-06-25 Luke Kenneth... add nmigen-soc to dependencies commit | commitdiff | tree
2020-06-25 Luke Kenneth... add attempt at mapping between PortInterface and LoadSt... commit | commitdiff | tree
2020-06-25 Luke Kenneth... rename LoadStoreInterface signals to include _i and... commit | commitdiff | tree
2020-06-25 Luke Kenneth... whitespace commit | commitdiff | tree
2020-06-24 Michael NolanRevert "modify PortInterface so subfields include the... commit | commitdiff | tree
2020-06-24 Michael NolanUpdate comments for LoadStoreUnitInterface commit | commitdiff | tree
2020-06-24 Michael NolanHave lsmem handle stall and valid signals correctly commit | commitdiff | tree
2020-06-24 Michael NolanUpdate comments on LoadStoreUnitInterface again commit | commitdiff | tree
2020-06-24 Michael NolanUpdate comments on LoadStoreUnitInterface commit | commitdiff | tree
2020-06-24 Michael NolanAdd handling of byte reads and writes commit | commitdiff | tree
2020-06-24 Michael NolanAdd more complete testbench for lsmem.py commit | commitdiff | tree
2020-06-24 Michael NolanSuper basic first try of testmem with load store unit... commit | commitdiff | tree
2020-06-24 Luke Kenneth... move comments to minerva LoadStoreInterface commit | commitdiff | tree
2020-06-24 Luke Kenneth... import minerva and use LoadStoreUnitInterface commit | commitdiff | tree
2020-06-24 Michael NolanAdd specification for load store interface commit | commitdiff | tree
2020-06-23 Michael Nolanmodify PortInterface so subfields include the port... commit | commitdiff | tree
2020-06-23 Luke Kenneth... annoying error in latest nmigen commit | commitdiff | tree
2020-06-23 Luke Kenneth... TstL0CacheBuffer returns array of ports differently now commit | commitdiff | tree
2020-06-22 Luke Kenneth... remove unused module commit | commitdiff | tree
2020-06-22 Luke Kenneth... simplified L0CacheBuffer down to a "PortInterface Arbiter" commit | commitdiff | tree
2020-06-22 Luke Kenneth... add TestMemoryPortInterface class which is designed... commit | commitdiff | tree
2020-06-22 Luke Kenneth... comments for LDST CompUnit test commit | commitdiff | tree
next