projects / soclayout.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soclayout.git
2021-05-25 Luke Kenneth... add fake pll symlink commit | commitdiff | tree
2021-05-25 Luke Kenneth... rename pll out signal to out_v in "fake" pll cell commit | commitdiff | tree
2021-05-25 Luke Kenneth... rename PLL out to out_v in test_issuer commit | commitdiff | tree
2021-05-25 Luke Kenneth... rename pll blackbox out to out_v commit | commitdiff | tree
2021-05-24 Luke Kenneth... disappearing signal from pll, attempt to get it back commit | commitdiff | tree
2021-05-24 Luke Kenneth... remove "*" net from fake-pll cell, it ends up in the... commit | commitdiff | tree
2021-05-24 Luke Kenneth... round to 0.135 cell grid? commit | commitdiff | tree
2021-05-24 Luke Kenneth... rename cell to "real_pll" to avoid conflict with cell... commit | commitdiff | tree
2021-05-24 Luke Kenneth... add dummy/fake/ghost PLL blackbox cell commit | commitdiff | tree
2021-05-22 Luke Kenneth... rename PLL pad names commit | commitdiff | tree
2021-05-22 Luke Kenneth... correct PLL names commit | commitdiff | tree
2021-05-22 Luke Kenneth... re-add 4k sram commit | commitdiff | tree
2021-05-22 Luke Kenneth... annoying rename of pll analog pin commit | commitdiff | tree
2021-05-22 Luke Kenneth... manually rename ls180sram4k module to ls180 commit | commitdiff | tree
2021-05-22 Luke Kenneth... submodule update commit | commitdiff | tree
2021-05-22 Luke Kenneth... update PLL to use submodule Instance commit | commitdiff | tree
2021-04-30 Luke Kenneth... do an SRAM search by looking for matching along the... commit | commitdiff | tree
2021-04-30 Luke Kenneth... 4k sram build commit | commitdiff | tree
2021-04-30 Luke Kenneth... use "make view" not "make vst" commit | commitdiff | tree
2021-04-30 Luke Kenneth... add fake LibreSOCMem library to freepdk_c4m45 commit | commitdiff | tree
2021-04-30 Luke Kenneth... add symlink to "fake" LibreSOCMem commit | commitdiff | tree
2021-04-30 Luke Kenneth... enabling experiments9 new LibreSOCMem fake blackbox... commit | commitdiff | tree
2021-04-30 Luke Kenneth... using renamed (single) spblock_512w64b8w commit | commitdiff | tree
2021-04-30 Luke Kenneth... using new single spblock_512xxx in experiments9 commit | commitdiff | tree
2021-04-30 Luke Kenneth... add complete series of pins onto fake SRAM commit | commitdiff | tree
2021-04-28 Luke Kenneth... first experiment creating a LibreSOCMem library with... commit | commitdiff | tree
2021-04-28 Luke Kenneth... create function which pre-creates the blackbox cells commit | commitdiff | tree
2021-04-28 Luke Kenneth... name everything back to spblock_512w64b8w now that... commit | commitdiff | tree
2021-04-28 Luke Kenneth... rename spblock modules to just straight spblock_512w64b... commit | commitdiff | tree
2021-04-28 Luke Kenneth... also add createSRAMblocks to freepdk_c4m45 commit | commitdiff | tree
2021-04-28 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922... commit | commitdiff | tree
2021-04-28 Jean-Paul ChaputManagement of SRAMs block at Coriolis devel. commit | commitdiff | tree
2021-04-28 Luke Kenneth... add vbe spblock models to non_generated and build scripts commit | commitdiff | tree
2021-04-28 Luke Kenneth... shrinking regfile sizes some more commit | commitdiff | tree
2021-04-27 Luke Kenneth... add blackbox attribute to spblock512*.v commit | commitdiff | tree
2021-04-27 Luke Kenneth... also add blackboxes spblock512* etc. commit | commitdiff | tree
2021-04-27 Luke Kenneth... add copying over of spblock*.v and pll.v to build scripts commit | commitdiff | tree
2021-04-25 Luke Kenneth... submodule update commit | commitdiff | tree
2021-04-25 Jean-Paul ChaputCorrect setup for experiment9/freepdk_c4m45, restrict... commit | commitdiff | tree
2021-04-24 Luke Kenneth... update submodule commit | commitdiff | tree
2021-04-24 Luke Kenneth... cleanup mksyms.sh to include FreePDK_C4M45 commit | commitdiff | tree
2021-04-24 Luke Kenneth... add export of PDKMASTER_TOP to experiments9/freepdk_c4m45 commit | commitdiff | tree
2021-04-24 Luke Kenneth... correct relative link to FreePDK45_c4m45, use submodule commit | commitdiff | tree
2021-04-24 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922... commit | commitdiff | tree
2021-04-24 Jean-Paul ChaputForgot to update experiments9 doDesign file for FreePDK 45. commit | commitdiff | tree
2021-04-24 Jean-Paul ChaputKeep in synch with the latest Coriolis. SRAM models... commit | commitdiff | tree
2021-04-24 Jean-Paul ChaputCorrect settings for experiment10_verilog & FreePDK45. commit | commitdiff | tree
2021-04-22 Luke Kenneth... make placement of SRAMs optional, and PLL as well,... commit | commitdiff | tree
2021-04-20 Luke Kenneth... manually comment out pll and sdcard pins commit | commitdiff | tree
2021-04-19 Staf Verhaegenexperiments10_verilog/freepdk_c4m45: Add link for add.py. commit | commitdiff | tree
2021-04-19 Staf VerhaegenTop layer -> metal6 commit | commitdiff | tree
2021-04-19 Staf Verhaegenexperiments9/freepdk_c4m45: Reduce core size. commit | commitdiff | tree
2021-04-19 Luke Kenneth... add SPBlock512 instance generator commit | commitdiff | tree
2021-04-19 Luke Kenneth... code-comments commit | commitdiff | tree
2021-04-19 Luke Kenneth... add two SRAMs, document how to do more commit | commitdiff | tree
2021-04-18 Luke Kenneth... argh, found the blackbox problem: yosys is "doing the... commit | commitdiff | tree
2021-04-18 Luke Kenneth... try renaming spblock without the underscore commit | commitdiff | tree
2021-04-18 Luke Kenneth... try changing layout of blackbox spblock_512w64b8w commit | commitdiff | tree
2021-04-18 Luke Kenneth... experimenting with blackboxes commit | commitdiff | tree
2021-04-18 Luke Kenneth... rename spblock_512w64b8w, and vco_test_ana for pll commit | commitdiff | tree
2021-04-18 Luke Kenneth... rename blackboxes to lowercase, spblock_512w64b8w, pll commit | commitdiff | tree
2021-04-18 Luke Kenneth... update ls180 sram4k commit | commitdiff | tree
2021-04-18 Luke Kenneth... add yosys BLACKBOX SPBlock_512W64B8W - still blif2vst... commit | commitdiff | tree
2021-04-18 Luke Kenneth... must use VST_FLAGS uniquify uppercase commit | commitdiff | tree
2021-04-18 Luke Kenneth... sort out adding SPBlock_512 SRAM verilog to ls180 commit | commitdiff | tree
2021-04-18 Luke Kenneth... update tsmc_018 4k build script commit | commitdiff | tree
2021-04-18 Luke Kenneth... use correct arguments to litex build to create 4k srams... commit | commitdiff | tree
2021-04-18 Luke Kenneth... rename ls180sram4k to ls180 commit | commitdiff | tree
2021-04-18 Luke Kenneth... add full core variant including 4k sram of ls180 commit | commitdiff | tree
2021-04-18 Luke Kenneth... update libresoc.v, c4m-jtag fsm was renamed commit | commitdiff | tree
2021-04-18 Luke Kenneth... update libresoc.v, c4m-jtag fsm was renamed commit | commitdiff | tree
2021-04-14 Luke Kenneth... add an SRAM and wishbone to add test (makes it bigger) commit | commitdiff | tree
2021-04-14 Luke Kenneth... connect up boundary scan to inputs/outputs commit | commitdiff | tree
2021-04-13 Luke Kenneth... submodule update commit | commitdiff | tree
2021-04-13 Luke Kenneth... use METAL10 for topRoutingLayer commit | commitdiff | tree
2021-04-13 Luke Kenneth... whoops forgot settings.py commit | commitdiff | tree
2021-04-12 Luke Kenneth... submodule update commit | commitdiff | tree
2021-04-12 Luke Kenneth... set routingGauge manually commit | commitdiff | tree
2021-04-12 Luke Kenneth... enable HFNS in adder commit | commitdiff | tree
2021-04-12 Luke Kenneth... include (but do not use) FreePDK45 in experiments10 commit | commitdiff | tree
2021-04-12 Luke Kenneth... different FreePDK45 experiments10 chip size commit | commitdiff | tree
2021-04-12 Luke Kenneth... experimentation to get experiment10_verilog work with... commit | commitdiff | tree
2021-04-12 Luke Kenneth... add FreePDK45 experiments10_verilog doDesign.py commit | commitdiff | tree
2021-04-12 Luke Kenneth... add FreePDK45 variant of experiments10_verilog commit | commitdiff | tree
2021-04-12 Luke Kenneth... update PLL signal output names commit | commitdiff | tree
2021-04-12 Staf VerhaegendoDesign.py: Disable SRAM placement commit | commitdiff | tree
2021-04-12 Staf VerhaegenReduce core size. commit | commitdiff | tree
2021-04-12 Luke Kenneth... rename sys_clk in adder test experiments10_verilog... commit | commitdiff | tree
2021-04-12 Luke Kenneth... rename JTAG port in adder test experiments10_verilog... commit | commitdiff | tree
2021-04-12 Luke Kenneth... back to "working" verilog add commit | commitdiff | tree
2021-04-12 Luke Kenneth... another attempt to get 100% completed route commit | commitdiff | tree
2021-04-12 Staf VerhaegenRight branch of c4m-pdk-freedpk45. commit | commitdiff | tree
2021-04-11 Luke Kenneth... good grief, increasing ls180 core size to 70,000, 100... commit | commitdiff | tree
2021-04-11 Luke Kenneth... increase core size to see if global routing can be... commit | commitdiff | tree
2021-04-11 Luke Kenneth... whitespace cleanup commit | commitdiff | tree
2021-04-11 Luke Kenneth... use auto-generated pinmux ioPadsSpecs commit | commitdiff | tree
2021-04-11 Luke Kenneth... submodule conflict (update again) commit | commitdiff | tree
2021-04-11 Luke Kenneth... use verilog version of ls180 in FreePDK_c4m45 commit | commitdiff | tree
2021-04-11 Staf VerhaegenUpdate c4m-pdk-freepdk45 submodule. commit | commitdiff | tree
2021-04-11 Luke Kenneth... crank up the numbers (again) commit | commitdiff | tree
next