riscv-tests.git
2018-11-11 Luke Kenneth... add some comments to the macros
2018-11-10 Luke Kenneth... add extra sv mulhu elwidth tests
2018-11-10 Luke Kenneth... add sv mulhu elwidth test
2018-11-09 Luke Kenneth... add extra mulh sv elwidth tests
2018-11-08 Luke Kenneth... add extra sv mulhu unit test
2018-11-08 Luke Kenneth... add rv32um mulhu unit test
2018-11-06 Luke Kenneth... add sv sraw elwidth unit test
2018-11-04 Luke Kenneth... comments on remap csrs
2018-11-04 Luke Kenneth... add shape remap fadd unit test
2018-11-03 Luke Kenneth... add some twin-predication zeroing unit tests on c.mv
2018-11-02 Luke Kenneth... add alignment (just in case) to fadd sv elwidth test
2018-11-02 Luke Kenneth... additional sv flw elwidth tests
2018-11-02 Luke Kenneth... still experimenting with sv flw elwidth unit test
2018-11-02 Luke Kenneth... add 32-bit FLW unit tests
2018-11-01 Luke Kenneth... add alignment on testdata
2018-11-01 Luke Kenneth... add extra fp16 fld tests
2018-11-01 Luke Kenneth... add 32-16 fld unit test
2018-11-01 Luke Kenneth... working on sv fld elwidth variant
2018-10-31 Luke Kenneth... add sv fld elwidth test
2018-10-31 Luke Kenneth... add unit test for fp16 2-packed
2018-10-31 Luke Kenneth... working towards sv fp elwidth
2018-10-31 Luke Kenneth... test of fp16 elwidth
2018-10-30 Luke Kenneth... add fp add elwidth single-precision test
2018-10-30 Luke Kenneth... add comment string
2018-10-30 Luke Kenneth... add extra unit tests
2018-10-30 Luke Kenneth... add VL arg to macro
2018-10-30 Luke Kenneth... add isvec args to test elwidth macros
2018-10-29 Luke Kenneth... add sv store elementwidth test
2018-10-29 Luke Kenneth... add extra ld elwidth tests, add #defines for elwidths
2018-10-29 Luke Kenneth... add extra tests, change data (unsigned in places)
2018-10-29 Luke Kenneth... add sv_ld_elwidth test
2018-10-29 Luke Kenneth... add in TODO list
2018-10-26 Luke Kenneth... extend addw bitwidth test to 3 registers
2018-10-26 Luke Kenneth... put in stuff that should not be overwritten
2018-10-26 Luke Kenneth... correct addw elwidth test
2018-10-26 Luke Kenneth... sv addw variable elwidth unit test
2018-10-26 Luke Kenneth... sort out registers and add extra unit tests for add...
2018-10-26 Luke Kenneth... add sv_add_elwidth unit test
2018-10-16 Luke Kenneth... modified VL and MVL CSRs to range from 1-XLEN rather...
2018-10-09 Luke Kenneth... add sv vectorised predicated beq test
2018-10-09 Luke Kenneth... alter unit tests to match change in CSR table format
2018-10-07 Luke Kenneth... add cleanup and comments to sv lwsp pred test
2018-10-07 Luke Kenneth... add predicated version of c.lwsp sv unit test
2018-10-07 Luke Kenneth... add 3rd register to c.swsp
2018-10-07 Luke Kenneth... add 3 registers to sv c.lwsp
2018-10-07 Luke Kenneth... add s.swsp sv test
2018-10-06 Luke Kenneth... add sv c_lwsp unit test
2018-10-05 Luke Kenneth... whoops overwrote x2
2018-10-04 Luke Kenneth... add twin-predicated sv c_mv unit test (no zeroing)
2018-10-04 Luke Kenneth... add sv c.mv twin-predication unit test
2018-10-02 Luke Kenneth... actually sv vector-vector add worked fine
2018-10-02 Luke Kenneth... add rv64ud sv fadd test, shows flaw in loop for 3-arg...
2018-10-01 Luke Kenneth... add vector-vector sv add
2018-10-01 Luke Kenneth... add sv addi predicated unit test, including inversion...
2018-10-01 Luke Kenneth... add extra sv test comments
2018-10-01 Luke Kenneth... update sv test comments
2018-10-01 Luke Kenneth... add sv scalar src test which highlighted flaw in spike-sv
2018-10-01 Luke Kenneth... add redirection sv unit test
2018-10-01 Luke Kenneth... augment sv_addi test using macros
2018-10-01 Luke Kenneth... add first unit test for simple-v
2018-09-24 Andrew Watermanbump env master
2018-09-13 Tim NewsomeAssert if HiFive1 program is too large.
2018-09-13 Tim NewsomePut debug test stack in data instead of text
2018-09-08 Andrew WatermanMerge branch 'tommythorn-master'
2018-09-08 Tommy ThornRV64 s{ll,ra,rl}w tests with non-canonical values
2018-09-07 Andrew WatermanRevert "breakpoint.S: Don't assume trigger is hardwired...
2018-09-06 Tommy Thornbreakpoint.S: Don't assume trigger is hardwired to...
2018-09-03 Tim NewsomeMerge pull request #156 from riscv/PrivChange
2018-08-31 Tim NewsomeFix CustomRegisterTest.
2018-08-29 Tim NewsomeAdd test case for `riscv expose_custom`.
2018-08-28 Tim NewsomeReset address translation/perms before PrivChange
2018-08-28 Tim NewsomeNeuter TriggerStoreAddressInstant
2018-08-27 Tim NewsomeMake pylint happy.
2018-08-25 Andrew WatermanTemporarily disabling PrivChange test
2018-08-24 Tim NewsomeMake pylint happy with change d1d2d953b5016b465.
2018-08-24 Tim NewsomeGet all of the log into the final log file
2018-08-23 Tim NewsomeMerge pull request #153 from dmitryryzhov/rtos-switch...
2018-08-22 Tim NewsomeMerge branch 'master' of https://github.com/riscv/riscv...
2018-08-22 Tim NewsomeDisable MulticoreRunHaltStepiTest
2018-08-22 Dmitry RyzhovAdd debug test, which checks that openocd correctly...
2018-08-21 Srivatsa YogendraChanging the register mstatus is read into (#152)
2018-08-21 Andrew WatermanRevert "Fix to solve the failing tests shamt, csr and...
2018-08-18 Srivatsa YogendraFix to solve the failing tests shamt, csr and scall...
2018-08-17 Srivatsa Yogendramaking mtvec_handler global (#150)
2018-08-13 Tim NewsomeAdd jump/hbreak test.
2018-07-09 Andrew WatermanCheck that SC yields the load reservation
2018-07-03 Tim Newsomerwatch/watch on explicit address
2018-06-18 Tim NewsomeAdd reproduce line to the end of debug test logs
2018-05-21 Tim NewsomeMerge pull request #141 from riscv/mrhstest
2018-05-19 Tim NewsomeFix MulticoreRunHaltStepiTest
2018-05-15 Megan WachsMerge pull request #139 from riscv/debug-tests-more...
2018-05-14 Megan WachsMerge remote-tracking branch 'origin/downloadtest'...
2018-05-14 Tim NewsomeMake DownloadTest properly park other harts.
2018-05-14 Megan Wachsdebug: remove some unintentionally added newlines
2018-05-14 Megan Wachsdebug: Fixing the non-RTOS behavior for DownloadTest
2018-05-11 Megan Wachsdebug: mark more tests as single-hart tests
2018-05-11 Megan Wachsdebug: output some more useful info into the post-morte...
2018-05-01 Christopher... [rv64ua/lrsc] Initialize memory read out. (#135)
2018-04-30 Tim NewsomeFix formatting to make pylint happy.
2018-04-29 Megan WachsMerge pull request #132 from riscv/debug-clear-satp
next