add rlwinm. test instruction (sets CR0)
[soc.git] / src / soc / fu / shift_rot / input_stage.py
2020-05-22 Luke Kenneth Casso... create common input pipe spec to avoid code-duplication
2020-05-20 Luke Kenneth Casso... fixup XER names in shift_rot pipe tests
2020-05-18 Luke Kenneth Casso... mass-rename of modules to soc.fu.*
2020-05-18 Luke Kenneth Casso... rename pipe to fu