add option to generate verilog