| 2022-06-26 |
Luke Kenneth... | adapt TRAP function in main state pipeline to put KAIVB |
commit | commitdiff | tree |
| 2022-06-26 |
Luke Kenneth... | store KAIVB SPR 850 in TRAP Pipeline |
commit | commitdiff | tree |
| 2022-06-26 |
Luke Kenneth... | reduce icache/dcache TLB sizes |
commit | commitdiff | tree |
| 2022-06-26 |
Luke Kenneth... | update trap test_pipe_caller.py to use up-to-date test... |
commit | commitdiff | tree |
| 2022-06-26 |
Luke Kenneth... | missing module argument to TestRunner execute |
commit | commitdiff | tree |
| 2022-06-26 |
Luke Kenneth... | convert trap test_pipe_caller.py to consistent format |
commit | commitdiff | tree |
| 2022-05-23 |
Andrey Miroshnikov | Change usage of WB sel for individual control |
commit | commitdiff | tree |
| 2022-05-01 |
Luke Kenneth... | split out front of div into separate stage, still too... |
commit | commitdiff | tree |
| 2022-04-30 |
Luke Kenneth... | add missing module |
commit | commitdiff | tree |
| 2022-04-30 |
Luke Kenneth... | split off CR0/XER production in DIV Function Unit into... |
commit | commitdiff | tree |
| 2022-04-30 |
Luke Kenneth... | clear out DEC in core.cur_state.dec due to spurious... |
commit | commitdiff | tree |
| 2022-04-30 |
Cesar Strauss | Implement transparent read port option on the XOR wrapp... |
commit | commitdiff | tree |
| 2022-04-29 |
Jacob Lifshay | fix waay-too-precise error requirements |
commit | commitdiff | tree |
| 2022-04-29 |
Luke Kenneth... | add option to set small cache sizes in |
commit | commitdiff | tree |
| 2022-04-29 |
Jacob Lifshay | add comment |
commit | commitdiff | tree |
| 2022-04-29 |
Jacob Lifshay | fix so HDL works for 5, 8, 16, 32, and 64-bits. |
commit | commitdiff | tree |
| 2022-04-29 |
Jacob Lifshay | HDL works for io_width=5 |
commit | commitdiff | tree |
| 2022-04-28 |
Cesar Strauss | Test simultaneous transparent reads and partial writes |
commit | commitdiff | tree |
| 2022-04-28 |
Jacob Lifshay | add docs for clz |
commit | commitdiff | tree |
| 2022-04-28 |
Jacob Lifshay | add WIP HDL version of goldschmidt division -- it's... |
commit | commitdiff | tree |
| 2022-04-28 |
Luke Kenneth... | notes added to setup.py - absolute paranoia is needed on |
commit | commitdiff | tree |
| 2022-04-28 |
Jacob Lifshay | move GoldschmidtDivState |
commit | commitdiff | tree |
| 2022-04-28 |
Jacob Lifshay | add FIXME comments |
commit | commitdiff | tree |
| 2022-04-28 |
Jacob Lifshay | add the goldschmidt sqrt/rsqrt algorithm, still need... |
commit | commitdiff | tree |
| 2022-04-27 |
Jacob Lifshay | switch cached-property dependency to using libre-soc... |
commit | commitdiff | tree |
| 2022-04-27 |
Jacob Lifshay | improved goldschmidt division algorithm parameter optim... |
commit | commitdiff | tree |
| 2022-04-27 |
Jacob Lifshay | split out non-derived params into separate class withou... |
commit | commitdiff | tree |
| 2022-04-27 |
Jacob Lifshay | split out n_hat as separate property |
commit | commitdiff | tree |
| 2022-04-27 |
Jacob Lifshay | add default_cost_fn |
commit | commitdiff | tree |
| 2022-04-27 |
Jacob Lifshay | move GoldschmidtDivParams.get to bottom of class |
commit | commitdiff | tree |
| 2022-04-27 |
Jacob Lifshay | rename _goldschmidt_div_ops to GoldschmidtDivState... |
commit | commitdiff | tree |
| 2022-04-26 |
Jacob Lifshay | goldschmidt division works! still needs better paramete... |
commit | commitdiff | tree |
| 2022-04-26 |
Jacob Lifshay | fix goofed __init__.py file name |
commit | commitdiff | tree |
| 2022-04-25 |
Jacob Lifshay | working on goldschmidt_div_sqrt.py |
commit | commitdiff | tree |
| 2022-04-25 |
Jacob Lifshay | add cached_property dependency |
commit | commitdiff | tree |
| 2022-04-23 |
Jacob Lifshay | working on goldschmidt division algorithm |
commit | commitdiff | tree |
| 2022-04-22 |
Luke Kenneth... | whitespace |
commit | commitdiff | tree |
| 2022-04-22 |
Jacob Lifshay | add WIP goldschmidt division algorithm |
commit | commitdiff | tree |
| 2022-04-17 |
Cesar Strauss | Implement a 1W/1R register file, XOR style |
commit | commitdiff | tree |
| 2022-04-17 |
Cesar Strauss | Formal proof of pseudo 1W/2R SRAM |
commit | commitdiff | tree |
| 2022-04-17 |
Cesar Strauss | Add transparent option for the full read port |
commit | commitdiff | tree |
| 2022-04-17 |
Cesar Strauss | Implement a pseudo 1W/2R memory |
commit | commitdiff | tree |
| 2022-04-16 |
Luke Kenneth... | reduce dcache/icache number of ways, to fit into ECP5... |
commit | commitdiff | tree |
| 2022-04-16 |
Tobias Platen | part two of issuer_fix: read pspec.microwatt_old and... |
commit | commitdiff | tree |
| 2022-04-16 |
Cesar Strauss | Check non-transparent 1W/1R SRAM wrapper |
commit | commitdiff | tree |
| 2022-04-16 |
Cesar Strauss | Enable read port for non-transparent memories |
commit | commitdiff | tree |
| 2022-04-16 |
Tobias Platen | Merge ssh://git.libre-riscv.org:922/soc |
commit | commitdiff | tree |
| 2022-04-16 |
Tobias Platen | part one of issuer_fix: add parameter to issuer_verilog.py |
commit | commitdiff | tree |
| 2022-04-16 |
Cesar Strauss | Add port declarations to the SRAM wrappers |
commit | commitdiff | tree |
| 2022-04-16 |
Cesar Strauss | Change write lane signal from one-hot to binary |
commit | commitdiff | tree |
| 2022-04-16 |
Luke Kenneth... | whoops, WBASyncBridge ack signal not wired up! |
commit | commitdiff | tree |
| 2022-04-16 |
Luke Kenneth... | select width is data_width // data granularity. |
commit | commitdiff | tree |
| 2022-04-16 |
Cesar Strauss | Synchronize LVT state, completing the induction proof |
commit | commitdiff | tree |
| 2022-04-16 |
Cesar Strauss | Sync proof state with downstream memories |
commit | commitdiff | tree |
| 2022-04-16 |
Luke Kenneth... | put the old microwatt compatibility back |
commit | commitdiff | tree |
| 2022-04-16 |
Luke Kenneth... | blegh. |
commit | commitdiff | tree |
| 2022-04-15 |
Cesar Strauss | Complete moving the induction support into the DUT |
commit | commitdiff | tree |
| 2022-04-15 |
Cesar Strauss | Fix incorrect signal widths |
commit | commitdiff | tree |
| 2022-04-15 |
Cesar Strauss | Move part of formal proof to the implementation |
commit | commitdiff | tree |
| 2022-04-14 |
Luke Kenneth... | add option Spec to XICS ICP/ICS to be able to activate... |
commit | commitdiff | tree |
| 2022-04-14 |
Luke Kenneth... | move IRQLine out because that makes soc dependent on... |
commit | commitdiff | tree |
| 2022-04-14 |
Luke Kenneth... | 80 char limit, remove creation of stall from ack/cyc... |
commit | commitdiff | tree |
| 2022-04-14 |
Raptor Engineering... | wb_async: Allow different feature fields for master... |
commit | commitdiff | tree |
| 2022-04-14 |
Raptor Engineering... | Add separate memory clock register to SYSCON |
commit | commitdiff | tree |
| 2022-04-12 |
Tobias Platen | issuer.py: add microwatt_old and microwatt_debug options |
commit | commitdiff | tree |
| 2022-04-11 |
Raptor Engineering... | Separate core and nest clocks in Microwatt SYSCON |
commit | commitdiff | tree |
| 2022-04-11 |
Raptor Engineering... | Add initial wrapper for Wishbone asynchronous bridge... |
commit | commitdiff | tree |
| 2022-04-10 |
Cesar Strauss | Begin a formal proof of the LVT-based 1W/1R wrapper |
commit | commitdiff | tree |
| 2022-04-10 |
Cesar Strauss | Implement 1W/1R with a transparent (or not) read port. |
commit | commitdiff | tree |
| 2022-04-10 |
Cesar Strauss | Implement a true 1W/1R memory from 1RW blocks |
commit | commitdiff | tree |
| 2022-04-09 |
Luke Kenneth... | add a new make target for setting coldboot firmware... |
commit | commitdiff | tree |
| 2022-04-08 |
Luke Kenneth... | syntax error |
commit | commitdiff | tree |
| 2022-04-08 |
Luke Kenneth... | add dram to SysCon |
commit | commitdiff | tree |
| 2022-04-08 |
Luke Kenneth... | add SPI offset to microwatt syscon |
commit | commitdiff | tree |
| 2022-04-06 |
Luke Kenneth... | only add clock-settings on ECP5 due to special SPI... |
commit | commitdiff | tree |
| 2022-04-04 |
Luke Kenneth... | add tempfile to uart16550 wrapper which defines DATA_BU... |
commit | commitdiff | tree |
| 2022-04-04 |
Luke Kenneth... | disable sphinx verilg-diagrams for now |
commit | commitdiff | tree |
| 2022-04-04 |
Luke Kenneth... | allow direction-setting on each of dq0-3 in Tercel... |
commit | commitdiff | tree |
| 2022-04-03 |
Luke Kenneth... | cant stand the practice of putting docstrings *after... |
commit | commitdiff | tree |
| 2022-04-03 |
Cesar Strauss | Extend the proof to a non-transparent port |
commit | commitdiff | tree |
| 2022-04-03 |
Cesar Strauss | Run formal proof on both types (even/odd) of phased... |
commit | commitdiff | tree |
| 2022-04-03 |
Cesar Strauss | Complete the formal proof of the pseudo dual port SRAM |
commit | commitdiff | tree |
| 2022-04-03 |
Cesar Strauss | Implement a debug port on the pseudo 1W/1R SRAM |
commit | commitdiff | tree |
| 2022-04-03 |
Cesar Strauss | Formal proof of the phased write dual port memory wrapper |
commit | commitdiff | tree |
| 2022-04-03 |
Luke Kenneth... | correct default to zero string not zero int |
commit | commitdiff | tree |
| 2022-04-03 |
Luke Kenneth... | add alternative pc_reset argument to issuer_verilog.py |
commit | commitdiff | tree |
| 2022-04-03 |
Luke Kenneth... | fix some of instantiation errors in opencores_ethmac.py |
commit | commitdiff | tree |
| 2022-04-02 |
Raptor Engineering... | Fix opencores EthMAC module wiring |
commit | commitdiff | tree |
| 2022-04-02 |
Cesar Strauss | Implement transparent read ports on the phased write... |
commit | commitdiff | tree |
| 2022-04-02 |
Cesar Strauss | Implement and test a "phased write port" memory |
commit | commitdiff | tree |
| 2022-03-31 |
Luke Kenneth... | invert cs_n pin in Tercel |
commit | commitdiff | tree |
| 2022-03-30 |
Luke Kenneth... | nope, default features in Tercel WB Buses need to not... |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | add bus.err to list of default Wishbone signals in... |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | byte-reverse Tercel read/write data and config bus... |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | set clock freq Constant length to 32-bit in Tercel. |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | self.specials does not exist, Instances must be added... |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | more sorting out wishbone names in Tercel |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | fix names of Instance signals in Tercel |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | sort out variable names in Tercel |
commit | commitdiff | tree |
| 2022-03-29 |
Luke Kenneth... | self.comb does not exist, comb is a local temp-var... |
commit | commitdiff | tree |
| next |
projects / soc.git / shortlog