projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2020-10-20 Tobias Platentest case for FSMMMUStage commit | commitdiff | tree
2020-10-18 Cole Poirieruse random.seed to generate repro cases of the two... commit | commitdiff | tree
2020-10-16 Luke Kenneth... experiment swapping dummy trap stage over to input commit | commitdiff | tree
2020-10-16 Luke Kenneth... re-enable tests commit | commitdiff | tree
2020-10-16 Luke Kenneth... manually run coresync clock for test issuer commit | commitdiff | tree
2020-10-16 Luke Kenneth... set defaults in pspec commit | commitdiff | tree
2020-10-16 Luke Kenneth... update submodule commit | commitdiff | tree
2020-10-16 Luke Kenneth... add extra (test dummy stage in trap to see if combinato... commit | commitdiff | tree
2020-10-16 Luke Kenneth... add LGPLv3+ notice and add copyright holders commit | commitdiff | tree
2020-10-15 Luke Kenneth... add commented-out connection to JTAG in ECP5 litex commit | commitdiff | tree
2020-10-15 Luke Kenneth... wrong pspec variable in selecting pll clock commit | commitdiff | tree
2020-10-15 Luke Kenneth... sorting out missing clock somewhere commit | commitdiff | tree
2020-10-15 Luke Kenneth... use "enable" and set default actions in getopt commit | commitdiff | tree
2020-10-15 Luke Kenneth... add extra variant to litex core commit | commitdiff | tree
2020-10-15 Luke Kenneth... syntax error commit | commitdiff | tree
2020-10-15 Luke Kenneth... disable gpio in litex core commit | commitdiff | tree
2020-10-15 Luke Kenneth... enable/disable litex irqs based on variant name commit | commitdiff | tree
2020-10-14 Cole PoirierMakefile develop, when running setup.py develop specify... commit | commitdiff | tree
2020-10-14 Cole Poirierissuer_verilog.py update to use commandline args using... commit | commitdiff | tree
2020-10-13 Cole Poiriermove pia from install_requires to test_requires commit | commitdiff | tree
2020-10-12 Cole Poirierlitex/florent/versa_ecp5.py add arg --fpga [versa_ecp5... commit | commitdiff | tree
2020-10-12 Cole Poirierfix ModuleNotFound/Import errors found when running... commit | commitdiff | tree
2020-10-12 Tobias Platenupdate gitlab ci commit | commitdiff | tree
2020-10-12 Cole Poirieradd tested working fpga compile/build/load file for... commit | commitdiff | tree
2020-10-11 Luke Kenneth... add way to bypass PLL for ECP5 and sim commit | commitdiff | tree
2020-10-11 Luke Kenneth... comment out XICS/GPIO interrupt test, causes ECP5 litex... commit | commitdiff | tree
2020-10-11 Luke Kenneth... record commands for building ECP5 commit | commitdiff | tree
2020-10-11 Luke Kenneth... litex sim.py operational commit | commitdiff | tree
2020-10-10 Cole Poirierflorent/versa_ecp5.py remove uneccessary imports, speci... commit | commitdiff | tree
2020-10-10 Luke Kenneth... add debug start/stop to firmware_upload script commit | commitdiff | tree
2020-10-10 Luke Kenneth... add DMI status / reset to firmware upload script commit | commitdiff | tree
2020-10-10 Luke Kenneth... add first version of firmware uploader commit | commitdiff | tree
2020-10-09 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-09 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-09 Luke Kenneth... use libresoc version of c4m-jtag repo commit | commitdiff | tree
2020-10-09 Luke Kenneth... submodule update commit | commitdiff | tree
2020-10-09 Luke Kenneth... drop in "undefined" function into ISAcaller namespace commit | commitdiff | tree
2020-10-09 Luke Kenneth... rename undef to undefined (preserving the fact that... commit | commitdiff | tree
2020-10-09 Luke Kenneth... missing yields in JTAG pads test to allow settling commit | commitdiff | tree
2020-10-09 Jacob Lifshayfinish converting mul tests to use common code commit | commitdiff | tree
2020-10-09 Jacob Lifshayworking on splitting out common mul pipe test code commit | commitdiff | tree
2020-10-09 Jacob Lifshayadd carry handling to pia_res_to_output commit | commitdiff | tree
2020-10-09 Jacob Lifshaymove pia_res_to_output to common test helpers commit | commitdiff | tree
2020-10-09 Jacob Lifshaymove mul pipe ilang test to separate file commit | commitdiff | tree
2020-10-09 Jacob Lifshayadd undef() commit | commitdiff | tree
2020-10-09 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-08 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-08 Luke Kenneth... missing yields in JTAG pads test to allow settling commit | commitdiff | tree
2020-10-08 Luke Kenneth... minor icache cleanup commit | commitdiff | tree
2020-10-08 Cole Poiriersecond attempt at https://bugs.libre-soc.org/show_bug... commit | commitdiff | tree
2020-10-08 Cole Poirierremove singleton dict per https://bugs.libre-soc.org... commit | commitdiff | tree
2020-10-08 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2020-10-08 Tobias Platenadd WIP test_pipe_caller.py for mmu commit | commitdiff | tree
2020-10-08 Luke Kenneth... add incoming PortInterface to be connected to LoadStore... commit | commitdiff | tree
2020-10-08 Luke Kenneth... JTAG boundary scan test 1st attempt commit | commitdiff | tree
2020-10-08 Luke Kenneth... rework jtag test to use JTAG class not DMITAP commit | commitdiff | tree
2020-10-08 Luke Kenneth... split out jtag util functions to separate module commit | commitdiff | tree
2020-10-08 Cole Poirierfirst attempt at 3) of commit | commitdiff | tree
2020-10-08 Cole Poiriermodify wb_get per 1) of https://bugs.libre-soc.org... commit | commitdiff | tree
2020-10-07 Tobias Platenconnect mmu_done, ldst_error, cache_paradox commit | commitdiff | tree
2020-10-07 Luke Kenneth... missing invert_in field from shiftrot input record commit | commitdiff | tree
2020-10-07 Luke Kenneth... git submodule update commit | commitdiff | tree
2020-10-07 Luke Kenneth... reorder / reorganise reset signals slightly commit | commitdiff | tree
2020-10-07 Jacob Lifshayfix div tests commit | commitdiff | tree
2020-10-07 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-07 Jacob LifshayFix forgotten test_pipe_caller changes from e0b4334c7d8... commit | commitdiff | tree
2020-10-06 Tobias Platenremove redunant signals commit | commitdiff | tree
2020-10-06 Luke Kenneth... update comments on pimem.py commit | commitdiff | tree
2020-10-06 Tobias Platentest_mmu_dcache_pi.py commit | commitdiff | tree
2020-10-06 Luke Kenneth... comments commit | commitdiff | tree
2020-10-06 Luke Kenneth... add ports function to DummyPLL commit | commitdiff | tree
2020-10-06 Luke Kenneth... use pdecode2.do not pdecode2.e in test_pipe_caller... commit | commitdiff | tree
2020-10-06 Luke Kenneth... skip Decode2ToOperand from PowerDecodeSubset commit | commitdiff | tree
2020-10-06 Luke Kenneth... comment SRR1 mem.exception commit | commitdiff | tree
2020-10-06 Luke Kenneth... add SRR1 setting for LDST memory exception trap commit | commitdiff | tree
2020-10-06 Luke Kenneth... passing LDSTException over to Trap Pipeline commit | commitdiff | tree
2020-10-06 Luke Kenneth... add LDSTException decode/handling in PowerDecoder2 commit | commitdiff | tree
2020-10-06 Luke Kenneth... make LDSTException fields added from list of fieldnames commit | commitdiff | tree
2020-10-06 Luke Kenneth... move LDSTException to mem_types commit | commitdiff | tree
2020-10-06 Luke Kenneth... submodule update commit | commitdiff | tree
2020-10-06 Luke Kenneth... add LDSTException to PortInterface commit | commitdiff | tree
2020-10-06 Luke Kenneth... add sdr bypass routing via JTAG boundary scan commit | commitdiff | tree
2020-10-06 Jacob Lifshayadd divde regression test commit | commitdiff | tree
2020-10-06 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-06 Jacob Lifshayadd moduw regression test commit | commitdiff | tree
2020-10-06 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-06 Jacob Lifshayadd workaround for nmigen bug #502 commit | commitdiff | tree
2020-10-06 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-06 Jacob Lifshayadd modsw regression commit | commitdiff | tree
2020-10-06 Jacob Lifshayadd test case for divweu regression commit | commitdiff | tree
2020-10-06 Jacob Lifshayupdate submodule commit | commitdiff | tree
2020-10-06 Jacob Lifshayprint regs in hex commit | commitdiff | tree
2020-10-05 Luke Kenneth... add debug / investigation print statements commit | commitdiff | tree
2020-10-05 Jacob Lifshay`deepcopy` from cache instead of recreating parsers... commit | commitdiff | tree
2020-10-05 Jacob Lifshayformat code commit | commitdiff | tree
2020-10-05 Cole Poiriericache.py fix ispow2() util fn per https://bugs.libre... commit | commitdiff | tree
2020-10-05 Luke Kenneth... whoops fix syntax error commit | commitdiff | tree
2020-10-05 Luke Kenneth... whoops fix syntax error commit | commitdiff | tree
2020-10-05 Luke Kenneth... return test rather than "if test return True else False" commit | commitdiff | tree
2020-10-05 Luke Kenneth... whitespace commit | commitdiff | tree
next