projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2021-11-24 Tobias Platenimprove debug output in mmu.py commit | commitdiff | tree
2021-11-24 Luke Kenneth... add 2nd hazard bitvector port for write-after-write commit | commitdiff | tree
2021-11-24 Luke Kenneth... whoops merged the two write-ports for RT and RA-with... commit | commitdiff | tree
2021-11-24 Luke Kenneth... disable hazard vectors when overlap is not requested... commit | commitdiff | tree
2021-11-23 Luke Kenneth... update submodules commit | commitdiff | tree
2021-11-23 Luke Kenneth... more comments commit | commitdiff | tree
2021-11-23 Tobias Platenpimem changes for st exception handling commit | commitdiff | tree
2021-11-23 Tobias Platenfix test_loadstore1.py commit | commitdiff | tree
2021-11-23 Luke Kenneth... add FU write-after-write hazard detection Signal (dummy... commit | commitdiff | tree
2021-11-23 Luke Kenneth... add code-comments, link to in-order core commit | commitdiff | tree
2021-11-23 Luke Kenneth... more use of namedtuples in core.py for clarity commit | commitdiff | tree
2021-11-23 Luke Kenneth... start some use of namedtuples in core.py commit | commitdiff | tree
2021-11-23 Luke Kenneth... use some namedtuples to make things clearer in core.py commit | commitdiff | tree
2021-11-23 Luke Kenneth... use fascinating trick of defaultdict-of-defaultdicts commit | commitdiff | tree
2021-11-22 Tobias Platenadd store testcase commit | commitdiff | tree
2021-11-22 Tobias Platenfix fast exception handling for pi_st commit | commitdiff | tree
2021-11-22 Luke Kenneth... make FetchFSM take PC as an input in its ispec commit | commitdiff | tree
2021-11-22 Luke Kenneth... local variable rename in FetchFSM commit | commitdiff | tree
2021-11-22 Luke Kenneth... split out FetchFSM into separate module commit | commitdiff | tree
2021-11-22 Luke Kenneth... whoops accidentally committed commented-out test for... commit | commitdiff | tree
2021-11-21 Luke Kenneth... reset execute back to ISSUE_START if at INSN_WAIT and commit | commitdiff | tree
2021-11-21 Luke Kenneth... restrict (refine) hazard selection to the one being... commit | commitdiff | tree
2021-11-21 Luke Kenneth... block picker hazard on input to PriorityPicker rather... commit | commitdiff | tree
2021-11-21 Luke Kenneth... parse test_issuer args allow option "allow-overlap... commit | commitdiff | tree
2021-11-21 Luke Kenneth... complex. TestRunner now does not work properly unless... commit | commitdiff | tree
2021-11-21 Luke Kenneth... fixed issue with hazard dependencies, read will nott commit | commitdiff | tree
2021-11-21 Tobias Platenadd testcase for fast exceptions on store commit | commitdiff | tree
2021-11-20 Tobias Platenfix pi_ld testcase commit | commitdiff | tree
2021-11-19 Luke Kenneth... add both bitdict and selected args to connect_rd/wrport commit | commitdiff | tree
2021-11-19 Luke Kenneth... sorting out issue hazard conflicts in core. commit | commitdiff | tree
2021-11-19 Luke Kenneth... debug and cleanup commit | commitdiff | tree
2021-11-19 Luke Kenneth... rename instruction_active to instr_active in core commit | commitdiff | tree
2021-11-19 Luke Kenneth... read latch on regfile ports was fine, the combinatorial... commit | commitdiff | tree
2021-11-19 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2021-11-19 Luke Kenneth... latch copy of read register numbers, not in use due... commit | commitdiff | tree
2021-11-19 Luke Kenneth... use read spec in connect_rdport rather than list of... commit | commitdiff | tree
2021-11-19 Luke Kenneth... capture write regfile numbers into write latches in... commit | commitdiff | tree
2021-11-19 Luke Kenneth... code tidyup / comments, and use defaultdict commit | commitdiff | tree
2021-11-19 Luke Kenneth... create lists of latches in each FU, to record the read... commit | commitdiff | tree
2021-11-19 Luke Kenneth... for some reason DMI CTRL returns status of 0x6 not 0x0 commit | commitdiff | tree
2021-11-19 Luke Kenneth... missing argument, domain="sync" in JTAG instance commit | commitdiff | tree
2021-11-19 Luke Kenneth... return None if data returned is empty commit | commitdiff | tree
2021-11-18 Luke Kenneth... remove combinatorial loop in core instruction conflict... commit | commitdiff | tree
2021-11-18 Luke Kenneth... experimenting with overlapping instructions, bit of... commit | commitdiff | tree
2021-11-18 Luke Kenneth... set up core processing FSM, which captures data if... commit | commitdiff | tree
2021-11-18 Luke Kenneth... set up a temporary copy of CoreInput commit | commitdiff | tree
2021-11-18 Luke Kenneth... experiment allowing overlap (activated with --allow... commit | commitdiff | tree
2021-11-18 Luke Kenneth... remove unneeded import commit | commitdiff | tree
2021-11-18 Tobias Platenmore work on test_loadstore1 commit | commitdiff | tree
2021-11-17 Jacob Lifshaystart adding bitmanip FU commit | commitdiff | tree
2021-11-17 Tobias PlatenPortInterfaceBase: fix fast exception handling commit | commitdiff | tree
2021-11-17 Tobias Platenwhitespace commit | commitdiff | tree
2021-11-17 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2021-11-17 Tobias Platenfix mistake in test_pi2ls.py commit | commitdiff | tree
2021-11-17 Luke Kenneth... reading of regfile bitvector added, which activates... commit | commitdiff | tree
2021-11-17 Luke Kenneth... core hazard bitvector regfiles need to be readable commit | commitdiff | tree
2021-11-17 Tobias Platenfixed busy waiting in pi_st commit | commitdiff | tree
2021-11-17 Luke Kenneth... add option to test_issuer.py to allow for overlapping... commit | commitdiff | tree
2021-11-17 Luke Kenneth... add ability to run hazard instruction for test purposes commit | commitdiff | tree
2021-11-17 Luke Kenneth... detect the case in Core bitvector when the Function... commit | commitdiff | tree
2021-11-17 Luke Kenneth... add probe of whether CompUnit ALU is done or not. commit | commitdiff | tree
2021-11-17 Luke Kenneth... missing optional check on make_hazard_vecs commit | commitdiff | tree
2021-11-17 Luke Kenneth... move core hazard set/clear to separate function, for... commit | commitdiff | tree
2021-11-17 Luke Kenneth... whoops context-indentation by mistake (no harm done... commit | commitdiff | tree
2021-11-17 Luke Kenneth... add a FetchOutput pipeline data structure commit | commitdiff | tree
2021-11-16 Luke Kenneth... print out regfile unary status, bit of name-cleanup commit | commitdiff | tree
2021-11-16 Luke Kenneth... use a virtual regfile port for the hazard bitvectors commit | commitdiff | tree
2021-11-16 Tobias Platenpi_ld busy waiting fix commit | commitdiff | tree
2021-11-16 Tobias Platenloadstore1 now reports exception reason commit | commitdiff | tree
2021-11-16 Luke Kenneth... create set/get ports for bitvectors commit | commitdiff | tree
2021-11-16 Luke Kenneth... capture write port (wrflag) in byregfiles_spec for... commit | commitdiff | tree
2021-11-16 Luke Kenneth... rename regports for bitvectors so that commit | commitdiff | tree
2021-11-16 Luke Kenneth... starting to get write-clear of hazard vectors operating commit | commitdiff | tree
2021-11-16 Luke Kenneth... whoops, hazard vectors were depth 1 width N commit | commitdiff | tree
2021-11-15 Tobias Platenreport dar on exception + test case commit | commitdiff | tree
2021-11-15 Tobias Platenadd test_loadstore1.py commit | commitdiff | tree
2021-11-13 Luke Kenneth... add quick instructions on how to run pinouts.py to... commit | commitdiff | tree
2021-11-13 Luke Kenneth... update submodule to make ngi pointer router pinouts commit | commitdiff | tree
2021-11-13 Luke Kenneth... add new get_pinspec_resources function which creates... commit | commitdiff | tree
2021-11-13 Luke Kenneth... code-comment for get_pinspecs() commit | commitdiff | tree
2021-11-13 Luke Kenneth... start adding hazard vector setting in core (unfinished) commit | commitdiff | tree
2021-11-11 Luke Kenneth... debug prints commit | commitdiff | tree
2021-11-11 Luke Kenneth... fix regfile port names for "fast" port access (regreduc... commit | commitdiff | tree
2021-11-11 Luke Kenneth... TODO, implement is_dcbz commit | commitdiff | tree
2021-11-11 Luke Kenneth... code-comments commit | commitdiff | tree
2021-11-11 Luke Kenneth... split out core input/output into separate file core_data.py commit | commitdiff | tree
2021-11-11 Luke Kenneth... enable hazard vecs in core commit | commitdiff | tree
2021-11-11 Luke Kenneth... add exact same number - and name - bitvector ports... commit | commitdiff | tree
2021-11-11 Luke Kenneth... code-morph regfile port specs to a dictionary format... commit | commitdiff | tree
2021-11-11 Luke Kenneth... invert numbering on CR HDLState.get_crregs commit | commitdiff | tree
2021-11-10 Luke Kenneth... update store data reg 10 to 0xfe in virtmode mmu test commit | commitdiff | tree
2021-11-10 Luke Kenneth... remove read of MSR, it is done by passing through Power... commit | commitdiff | tree
2021-11-10 Luke Kenneth... allow MSR to be set in StateRegs in test_core.py commit | commitdiff | tree
2021-11-10 Luke Kenneth... add $Display of oper_r.msr in LDSTCompUnit commit | commitdiff | tree
2021-11-10 Luke Kenneth... whitespace commit | commitdiff | tree
2021-11-10 Luke Kenneth... morph regfiles to add hazard vector make_vecs function commit | commitdiff | tree
2021-11-10 Luke Kenneth... add fetch of MSR in LD/ST pipe_data commit | commitdiff | tree
2021-11-10 Tobias Platenadd debug output for msr_pr commit | commitdiff | tree
2021-11-10 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2021-11-10 Tobias Platentest testcase for exception commit | commitdiff | tree
next