projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2021-07-14 Tobias Platenadd more debug outputs, pass dcbz to loadstore/dcache commit | commitdiff | tree
2021-07-14 Tobias Platendcache: improve debug output commit | commitdiff | tree
2021-07-12 Luke Kenneth... use standard create_pdecode in TestRunner commit | commitdiff | tree
2021-07-12 Luke Kenneth... use default decoder, do not pass one in. commit | commitdiff | tree
2021-07-11 Tobias Platenmore work on test_dcbz_pi.py commit | commitdiff | tree
2021-07-11 Tobias Platenpass self.pi.is_dcbz to request commit | commitdiff | tree
2021-07-11 Tobias Platenimplement pi_dcbz commit | commitdiff | tree
2021-07-11 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2021-07-11 Tobias Platenadd test_dcbz_pi.py (skeleton only) commit | commitdiff | tree
2021-07-10 Cesar StraussShow some usage of PortInterface in action commit | commitdiff | tree
2021-07-10 Cesar StraussAdd new traces to the GTKWave document commit | commitdiff | tree
2021-07-10 Cesar StraussAdd operand producers to the parallel LDST Compunit... commit | commitdiff | tree
2021-07-10 Cesar StraussDetect unexpected operand fetches and produced results commit | commitdiff | tree
2021-07-07 Cesar StraussStart of a GTKWave document for the LDST CompUnit paral... commit | commitdiff | tree
2021-07-04 Cesar StraussBeginning of a class to make a parallel test case for... commit | commitdiff | tree
2021-06-30 Tobias Platencut down on time by uncommenting data not needed, addin... commit | commitdiff | tree
2021-06-28 Tobias Platenupdate ldst test case by adding precise timing commit | commitdiff | tree
2021-06-24 Luke Kenneth... propagate new use_svp64_ldst_dec mode through TestCore... commit | commitdiff | tree
2021-06-24 Luke Kenneth... add an explicit PowerDecoder.is_svp64_mode flag to... commit | commitdiff | tree
2021-06-20 Tobias Platendcache: add debug output commit | commitdiff | tree
2021-06-20 Tobias Platenupdate test_ldst_pi.py commit | commitdiff | tree
2021-06-18 Tobias Platenuncomment test_dcache_random commit | commitdiff | tree
2021-06-18 Tobias Platensrc/soc/fu/ldst/loadstore.py: keep data for the whole... commit | commitdiff | tree
2021-06-14 Tobias Platenupdate testcase for ldst commit | commitdiff | tree
2021-06-10 Luke Kenneth... whoops Popcount datalen too big (wasted bits). reduce commit | commitdiff | tree
2021-06-09 Luke Kenneth... git submodule update commit | commitdiff | tree
2021-06-09 Luke Kenneth... disconnect pll clock, connected in peripheral interconnect commit | commitdiff | tree
2021-06-09 Luke Kenneth... add in/out of ref_clk and pllclk_clk when PLL enabled commit | commitdiff | tree
2021-06-06 Cesar StraussStart a new self-contained test suite for LDSTCompUnit commit | commitdiff | tree
2021-06-03 Luke Kenneth... comment out domains that have already been created commit | commitdiff | tree
2021-06-03 Luke Kenneth... no, do not assign clock to clock! commit | commitdiff | tree
2021-06-03 Luke Kenneth... rename ref to ref_v in PLL due to ref being a verilog... commit | commitdiff | tree
2021-06-03 Luke Kenneth... sort out PLL domains but bypass PLL due to lack of... commit | commitdiff | tree
2021-06-03 Luke Kenneth... use DomainRenamer on all sub-components of TestIssuer commit | commitdiff | tree
2021-06-03 Luke Kenneth... make core_rst a member of TestIssuerInternal commit | commitdiff | tree
2021-06-01 Tobias Platentest_ldst_pi.py: add new test case commit | commitdiff | tree
2021-05-29 Tobias Platentest_ldst_pi.py: first version of test_dcache_random() commit | commitdiff | tree
2021-05-29 Tobias Platentest_ldst_pi.py: more test_dcache_regression() commit | commitdiff | tree
2021-05-27 Luke Kenneth... adjust PLL connections looking for coriolis2 issue commit | commitdiff | tree
2021-05-27 Luke Kenneth... corrections on spblock ack commit | commitdiff | tree
2021-05-27 Luke Kenneth... classic wishbone mode: must not do ack if already acked commit | commitdiff | tree
2021-05-26 Luke Kenneth... arse. PLL test_issuer clk_sel_i accidentally only 1... commit | commitdiff | tree
2021-05-26 Luke Kenneth... remove err feature from sram4k wb commit | commitdiff | tree
2021-05-26 Luke Kenneth... add ldst PortInterface misalign unit test (underway) commit | commitdiff | tree
2021-05-26 Luke Kenneth... rename PLL signals commit | commitdiff | tree
2021-05-25 Tobias Platentest_ldst_pi.py: fix race condition causing early stop commit | commitdiff | tree
2021-05-25 Tobias Platenwait_ldok: add debug output count commit | commitdiff | tree
2021-05-24 Luke Kenneth... whoops sort out name of SPBlock RAM commit | commitdiff | tree
2021-05-24 Luke Kenneth... change name of submodule to real_pll commit | commitdiff | tree
2021-05-24 Luke Kenneth... match up PLL names commit | commitdiff | tree
2021-05-22 Cesar StraussRemove redundant build step commit | commitdiff | tree
2021-05-22 Cesar StraussInclude missing step in automated build commit | commitdiff | tree
2021-05-22 Cesar StraussMove the reset code outside of the sub-test commit | commitdiff | tree
2021-05-22 Luke Kenneth... update submodule commit | commitdiff | tree
2021-05-22 Luke Kenneth... update PLL to use Instance commit | commitdiff | tree
2021-05-15 Tobias Platentest_ldst_pi.py: add dcache regression and random test... commit | commitdiff | tree
2021-05-14 Luke Kenneth... add radix MMU "miss" test commit | commitdiff | tree
2021-05-14 Luke Kenneth... clear out request data on return to idle commit | commitdiff | tree
2021-05-14 Luke Kenneth... sort out LoadStore1 misalignment FSM, also required... commit | commitdiff | tree
2021-05-14 Luke Kenneth... remove minerva units previously missed in cleanout commit | commitdiff | tree
2021-05-14 Luke Kenneth... add misaligned load through MMU (which is incorrectly... commit | commitdiff | tree
2021-05-13 Luke Kenneth... minor rework of wb_get, make generic commit | commitdiff | tree
2021-05-13 Luke Kenneth... added STORE test in test_ldst_pi.py, and it worked... commit | commitdiff | tree
2021-05-13 Luke Kenneth... update comments in issuer.py regarding a 4th FSM commit | commitdiff | tree
2021-05-13 Luke Kenneth... yet more debug log stuff for DCache, this time on Cache... commit | commitdiff | tree
2021-05-13 Luke Kenneth... fix wb_get error where data was being corrupted commit | commitdiff | tree
2021-05-13 Luke Kenneth... add read at different locations in test_ldst_pi.py commit | commitdiff | tree
2021-05-13 Luke Kenneth... add some data for MMU to actually look up commit | commitdiff | tree
2021-05-13 Luke Kenneth... ha, hilarious: swapped TLBUpdate output sizes db_out... commit | commitdiff | tree
2021-05-13 Luke Kenneth... whoops TLBIE must *clear* the valid bit not set it... commit | commitdiff | tree
2021-05-13 Luke Kenneth... more debug Display in dcache.py commit | commitdiff | tree
2021-05-13 Luke Kenneth... putting in a lot more debug print statements in DCache... commit | commitdiff | tree
2021-05-12 Luke Kenneth... add dcache tlb / pte test commit | commitdiff | tree
2021-05-12 Luke Kenneth... set m_out.load from ldst_r(egister) in LoadStore1 commit | commitdiff | tree
2021-05-12 Luke Kenneth... move dcache unit test to separate test_dcache.py commit | commitdiff | tree
2021-05-12 Luke Kenneth... experimentation with MMU-enabled LoadStore1 through... commit | commitdiff | tree
2021-05-12 Luke Kenneth... add debug info, update comments, disable dcache in... commit | commitdiff | tree
2021-05-12 Luke Kenneth... start doing virtual memory queries via PortInterface... commit | commitdiff | tree
2021-05-12 Luke Kenneth... whoops missing default zero (no idea how) commit | commitdiff | tree
2021-05-12 Luke Kenneth... addcomments for MMU PortInterface test (how it, um... commit | commitdiff | tree
2021-05-12 Luke Kenneth... bit of a hack to get test_mmu_dcache_pi.py operational. commit | commitdiff | tree
2021-05-12 Luke Kenneth... whitespace commit | commitdiff | tree
2021-05-12 Luke Kenneth... no need for sel0 commit | commitdiff | tree
2021-05-11 Luke Kenneth... pass through MSR.PR through PortInterface, into LoadStore1 commit | commitdiff | tree
2021-05-11 Luke Kenneth... connect MSR.PR to PortInterface in LDSTCompUnit commit | commitdiff | tree
2021-05-11 Luke Kenneth... add msr_pr bit in PortInterface commit | commitdiff | tree
2021-05-11 Luke Kenneth... add MSR to LD/ST Input Record commit | commitdiff | tree
2021-05-11 Luke Kenneth... comment tidyup commit | commitdiff | tree
2021-05-11 Luke Kenneth... must also pass through instruction fault exception... commit | commitdiff | tree
2021-05-11 Luke Kenneth... whoops names changed in MMU FSM commit | commitdiff | tree
2021-05-11 Luke Kenneth... tidyup comments and remove LoadStore COMPLETE state commit | commitdiff | tree
2021-05-11 Luke Kenneth... cleanup on exception setting commit | commitdiff | tree
2021-05-11 Luke Kenneth... rename LoadStore1 data structures back to microwatt... commit | commitdiff | tree
2021-05-10 Luke Kenneth... add block for MMU activation to LoadStore1 commit | commitdiff | tree
2021-05-10 Luke Kenneth... move LoadStore1 d_validblip setting, and get MMU_LOOKUP... commit | commitdiff | tree
2021-05-10 Luke Kenneth... whoops, indentation issue on m.If/m.Else in dcache.py commit | commitdiff | tree
2021-05-10 Tobias Platenstyle-wise: use ~self.instr_fault not self.instr_fault==0 commit | commitdiff | tree
2021-05-10 Tobias PlatenLoadStore1: add rules for MMU_LOOKUP commit | commitdiff | tree
2021-05-10 Luke Kenneth... add links to set associative image, and bugreport commit | commitdiff | tree
2021-05-09 Luke Kenneth... add comments on translation of MMU_LOOKUP commit | commitdiff | tree
next