adjust how register copy/setup is done in PowerDecoder2
[soc.git] / src / soc / decoder /
2020-08-13 Luke Kenneth Casso... sigh. convert Fast regfile to binary
2020-08-13 Luke Kenneth Casso... sigh. convert INT regfile to binary addressing
2020-08-11 Luke Kenneth Casso... reduce regfile ports by creating separate STATE regfile
2020-08-06 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-06 Luke Kenneth Casso... MULS on parameter b needed to check whether it was...
2020-08-04 Luke Kenneth Casso... tracked down byte-reversal in LDST ISACaller and LDSTCo...
2020-08-04 Luke Kenneth Casso... whitespace after autopep8 messed up
2020-08-04 Luke Kenneth Casso... msr and pc moved to "state" in PowerDecode2
2020-08-03 Luke Kenneth Casso... pass state (MSR/PC) around between PowerDecode2, DMI...
2020-08-01 Luke Kenneth Casso... add quick test of litex bios IMM64 macro
2020-07-31 Luke Kenneth Casso... reorg DecodeB in power_decoder2.py to sign-extend immed...
2020-07-29 Jacob Lifshayadd __init__.py to all source directories
2020-07-25 Luke Kenneth Casso... hilarious. only just caught a bug where overflow was...
2020-07-24 Luke Kenneth Casso... annoying, yet more typos
2020-07-24 Luke Kenneth Casso... annoying, typo
2020-07-24 Luke Kenneth Casso... better debug assert log message
2020-07-24 Luke Kenneth Casso... remove bad hack calling trunc_divs/trunc_mods
2020-07-24 Luke Kenneth Casso... restore modification to caller.py from reversion of...
2020-07-24 Luke Kenneth Casso... Revert "working on div's test_pipe_caller"
2020-07-24 Luke Kenneth Casso... bug found in pseudocode reader when assembly code has...
2020-07-24 Jacob Lifshayworking on div's test_pipe_caller
2020-07-22 Jacob LifshayMerge remote-tracking branch 'origin/master'
2020-07-22 Jacob Lifshayformat code
2020-07-22 Luke Kenneth Casso... set additional MSR bits according to v3.0B spec when...
2020-07-22 Luke Kenneth Casso... use (new) MSRb and PIb which has auto-bigendian numbers
2020-07-22 Luke Kenneth Casso... add TT.size and use it in PowerDecoder and trap input...
2020-07-21 Luke Kenneth Casso... convert branch pipeline to use msr/cia as immediates
2020-07-21 Luke Kenneth Casso... set ISACaller.msr rather than namespace[MSR]
2020-07-21 Luke Kenneth Casso... when running an exception (trap) after "reset" must...
2020-07-21 Luke Kenneth Casso... add PC (CIA) to PowerDecode2 "state" for passing into...
2020-07-21 Luke Kenneth Casso... add msr exception bits setting function in hardware
2020-07-17 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-07-17 Luke Kenneth Casso... comment explaining why not to call self.trap in PowerDe...
2020-07-17 Jacob Lifshayadd missing fixedldstcache.py to .gitignore
2020-07-16 Luke Kenneth Casso... sigh, bug in sprset.patch
2020-07-16 Luke Kenneth Casso... get trap compunit test working, adding bigendian and msr
2020-07-15 Luke Kenneth Casso... simplify instr_is_priv
2020-07-15 Luke Kenneth Casso... move traptype to soc.consts
2020-07-15 Luke Kenneth Casso... whoops forgot to update PC after trap in ISACaller
2020-07-15 Luke Kenneth Casso... move priv test to above illegal/trap test
2020-07-15 Luke Kenneth Casso... minor reorg on PowerDecoder2, use switch/case rather...
2020-07-15 Luke Kenneth Casso... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth Casso... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth Casso... use case statement in PowerDecode2
2020-07-15 Luke Kenneth Casso... select RA based on LDSTMode.update in PowerDecode2
2020-07-15 Luke Kenneth Casso... add cache cx to LDSTMode
2020-07-15 Luke Kenneth Casso... remove unused class XerBits
2020-07-14 Luke Kenneth Casso... attempting to access self.msr directly
2020-07-14 Luke Kenneth Casso... add priv instruction checking to ISACaller simulator
2020-07-14 Luke Kenneth Casso... add in privileged instruction decision-making in PowerD...
2020-07-14 Luke Kenneth Casso... comments on PowerDecode2
2020-07-14 Luke Kenneth Casso... add MSR to PowerDecoder2
2020-07-13 Luke Kenneth Casso... remove unneeded spec patching
2020-07-13 Luke Kenneth Casso... enable extswsli tests, fix spec-patching
2020-07-13 Luke Kenneth Casso... fix read of sliced register
2020-07-13 Luke Kenneth Casso... not perfect but close enough: add read registers RA...
2020-07-12 Luke Kenneth Casso... rename InternalOp to MicrOp
2020-07-12 Luke Kenneth Casso... modify PowerDecoder to read LDSTMode correctly
2020-07-12 Luke Kenneth Casso... change CSV LD/ST update field to LDSTMode (support...
2020-07-12 Luke Kenneth Casso... missed setting of link register on OP_BC in PowerDecoder2
2020-07-11 Luke Kenneth Casso... sorting out bigendian/littleendian including in qemu
2020-07-11 Luke Kenneth Casso... whoops output trunc_divs not trunc_div
2020-07-11 Luke Kenneth Casso... special test for mul hw to cope with ignoring OE flag
2020-07-10 Luke Kenneth Casso... add a DIVS function as separate and discrete from floor_div
2020-07-10 Luke Kenneth Casso... check for div_overflow equal to None rather than == 1
2020-07-10 Jacob Lifshayswitch to using Signal.width instead of Signal.shape...
2020-07-10 Jacob Lifshayformat file
2020-07-09 Luke Kenneth Casso... debug information related to 32/64 bit mode
2020-07-09 Luke Kenneth Casso... identifying locations where big/little endian is in...
2020-07-08 Luke Kenneth Casso... stashing current state of investigation whilst looking...
2020-07-08 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-07-07 Luke Kenneth Casso... sort-of got binary execution test working
2020-07-07 Luke Kenneth Casso... ordering of tests for OP_ATTN needed shuffling. seems...
2020-07-07 Luke Kenneth Casso... whoops got Function.NONE test wrong in PowerDecode2
2020-07-07 Luke Kenneth Casso... debugging termination (OP_ATTN)
2020-07-07 Luke Kenneth Casso... add halted condition in ISACaller, when attn instructio...
2020-07-06 Luke Kenneth Casso... do abs slightly differently in SelectableInt
2020-07-06 Luke Kenneth Casso... add MULS (signed) version of multiply
2020-07-06 Luke Kenneth Casso... fix SelectableInt abs
2020-07-06 Luke Kenneth Casso... SelectableInt: make __mul__ return enough space to...
2020-07-06 Luke Kenneth Casso... add mtmsr internal op
2020-07-06 Luke Kenneth Casso... add mtmsr internal op
2020-07-05 Luke Kenneth Casso... add mtmsr tests (fail)
2020-07-05 Luke Kenneth Casso... add an illegal instruction trap test
2020-07-05 Luke Kenneth Casso... set up a trap function for microcode override
2020-07-05 Luke Kenneth Casso... big reorg on PowerDecoder2, actually Decode2Execute1Type
2020-07-05 Luke Kenneth Casso... stop debug output in power_decoder
2020-07-05 Luke Kenneth Casso... comments in power_regspec_map.py
2020-07-05 Luke Kenneth Casso... comment on spr2, not needed
2020-07-05 Luke Kenneth Casso... split out Decode2ToExecuteType fields involving registers
2020-07-05 Luke Kenneth Casso... sigh read and write xer detection, fix spr and trap...
2020-07-05 Luke Kenneth Casso... move valid signal out of Decode2ToExecute1Type and...
2020-07-05 Luke Kenneth Casso... add slow spr regfile regspec support
2020-07-05 Luke Kenneth Casso... remap SPR PowerISA numbers to internal SPR enum
2020-07-05 Luke Kenneth Casso... missing initialisation of disasm_start
2020-07-05 Luke Kenneth Casso... OP_RFID needs to read SRR0/1, OP_SC needs to write
2020-07-05 Luke Kenneth Casso... fix qemu trap test
2020-07-04 Luke Kenneth Casso... cater for illegal instruction (generates a trap)
2020-07-04 Luke Kenneth Casso... comments in trap about exceptions using microcoding
2020-07-04 Luke Kenneth Casso... whitespace
next