2021-06-10 |
Luke Kenneth... | submodule update |
commit | commitdiff | tree |
2021-06-10 |
Jean-Paul Chaput | Rebame root clock signal from "core.por_clk" into ... |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | sys_clk renamed to sys_pllclk, iopads load from copy... |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | add litex pinpads JSON file to nongenerated |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | doh, should have reduced NC by 16 |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | pll24_i renamed to clk_24_i |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | pllclk_o is renamed to pllclk_clk |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | use sys_pllclk_from_pad not sys_clk_from_pad |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | sys_clk renamed to sys_pllclk |
commit | commitdiff | tree |
2021-06-09 |
Luke Kenneth... | reorg of PLL, routed out into peripheral interconnect |
commit | commitdiff | tree |
2021-06-09 |
Jean-Paul Chaput | I/O pads reorganisation, 32 per side (except for NORTH). |
commit | commitdiff | tree |
2021-06-09 |
Jean-Paul Chaput | P&R tweaks for routing convergence. |
commit | commitdiff | tree |
2021-06-09 |
Jean-Paul Chaput | Add a case in the build script to fit my environment... |
commit | commitdiff | tree |
2021-06-09 |
Jean-Paul Chaput | Remove files that are now copied from other locations. |
commit | commitdiff | tree |
2021-06-08 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-06-08 |
Jean-Paul Chaput | Adpapt e9/TSMC doDesign to the new size of the SRAMs... |
commit | commitdiff | tree |
2021-06-06 |
Luke Kenneth... | argh, nsxlib cannot cope with 3 clocks! |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | add vss/vdd as pins, gets the net into the VST |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | set power type in fake pll vdd/vss |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | whoops, fake pll/mem need vss/vdd |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | whoops naming pads different from nets is important |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | sigh trying to find the right clock line |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | more comments |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | comment about por_clk |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | correct clock name for H-Tree in ls180 |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | sort out clock names in experiments10_verilog |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | add coresync_clk to list of HTree |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | add dummy pll to experiments10_verilog |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | set various clocks to use H-Tree |
commit | commitdiff | tree |
2021-06-05 |
Luke Kenneth... | add dummy (fake) PLL to experiments10_verilog for testing |
commit | commitdiff | tree |
2021-06-04 |
Jean-Paul Chaput | Updated experiments12 for the latest Coriolis. |
commit | commitdiff | tree |
2021-06-04 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-06-04 |
Jean-Paul Chaput | Updated configuration suited for experiment9/tsmc_c018. |
commit | commitdiff | tree |
2021-06-03 |
Luke Kenneth... | add 4ksram recon script in tsmc_c018 as well |
commit | commitdiff | tree |
2021-06-03 |
Luke Kenneth... | add build_full_4ksram_recon.sh to copy over Staf re... |
commit | commitdiff | tree |
2021-06-03 |
Luke Kenneth... | rename sys_clk to sys_clk_0 and rename ref_clk to sys_clk |
commit | commitdiff | tree |
2021-06-03 |
Staf Verhaegen | Reroute clk so PLL output clock is used as sys_clk. |
commit | commitdiff | tree |
2021-06-03 |
Staf Verhaegen | Duplicate file before patching for clock rerouting. |
commit | commitdiff | tree |
2021-06-03 |
Luke Kenneth... | rename ref in fake-pll to ref_v |
commit | commitdiff | tree |
2021-06-03 |
Luke Kenneth... | update libresoc.v to use sys_clk for main core |
commit | commitdiff | tree |
2021-06-03 |
Luke Kenneth... | change ref to ref_v in PLL (keyword) |
commit | commitdiff | tree |
2021-05-27 |
Luke Kenneth... | set other nets to input in fake 4k SRAM cell |
commit | commitdiff | tree |
2021-05-27 |
Luke Kenneth... | add TODO into tsmc_c018 coriolis2 settings.py |
commit | commitdiff | tree |
2021-05-27 |
Luke Kenneth... | update libresoc.v |
commit | commitdiff | tree |
2021-05-27 |
Luke Kenneth... | set fake-mem LibreSOCMem output q as a Net Output |
commit | commitdiff | tree |
2021-05-27 |
Luke Kenneth... | set fake PLL Master Cell directions explicitly |
commit | commitdiff | tree |
2021-05-26 |
Luke Kenneth... | clk_sel_i in TestIssuer was one bit not 2 |
commit | commitdiff | tree |
2021-05-26 |
Luke Kenneth... | remove sram4k wb err (unused anyway) |
commit | commitdiff | tree |
2021-05-26 |
Luke Kenneth... | appears to be missing libresoc from NETLISTS in Makefile |
commit | commitdiff | tree |
2021-05-25 |
Luke Kenneth... | attempt better grid alignment for fake cells |
commit | commitdiff | tree |
2021-05-25 |
Luke Kenneth... | change cell sizes to grid layout (?) |
commit | commitdiff | tree |
2021-05-25 |
Luke Kenneth... | increase not-connected pads by one |
commit | commitdiff | tree |
2021-05-25 |
Luke Kenneth... | add fake pll symlink |
commit | commitdiff | tree |
2021-05-25 |
Luke Kenneth... | rename pll out signal to out_v in "fake" pll cell |
commit | commitdiff | tree |
2021-05-25 |
Luke Kenneth... | rename PLL out to out_v in test_issuer |
commit | commitdiff | tree |
2021-05-25 |
Luke Kenneth... | rename pll blackbox out to out_v |
commit | commitdiff | tree |
2021-05-24 |
Luke Kenneth... | disappearing signal from pll, attempt to get it back |
commit | commitdiff | tree |
2021-05-24 |
Luke Kenneth... | remove "*" net from fake-pll cell, it ends up in the... |
commit | commitdiff | tree |
2021-05-24 |
Luke Kenneth... | round to 0.135 cell grid? |
commit | commitdiff | tree |
2021-05-24 |
Luke Kenneth... | rename cell to "real_pll" to avoid conflict with cell... |
commit | commitdiff | tree |
2021-05-24 |
Luke Kenneth... | add dummy/fake/ghost PLL blackbox cell |
commit | commitdiff | tree |
2021-05-22 |
Luke Kenneth... | rename PLL pad names |
commit | commitdiff | tree |
2021-05-22 |
Luke Kenneth... | correct PLL names |
commit | commitdiff | tree |
2021-05-22 |
Luke Kenneth... | re-add 4k sram |
commit | commitdiff | tree |
2021-05-22 |
Luke Kenneth... | annoying rename of pll analog pin |
commit | commitdiff | tree |
2021-05-22 |
Luke Kenneth... | manually rename ls180sram4k module to ls180 |
commit | commitdiff | tree |
2021-05-22 |
Luke Kenneth... | submodule update |
commit | commitdiff | tree |
2021-05-22 |
Luke Kenneth... | update PLL to use submodule Instance |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | do an SRAM search by looking for matching along the... |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | 4k sram build |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | use "make view" not "make vst" |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | add fake LibreSOCMem library to freepdk_c4m45 |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | add symlink to "fake" LibreSOCMem |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | enabling experiments9 new LibreSOCMem fake blackbox... |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | using renamed (single) spblock_512w64b8w |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | using new single spblock_512xxx in experiments9 |
commit | commitdiff | tree |
2021-04-30 |
Luke Kenneth... | add complete series of pins onto fake SRAM |
commit | commitdiff | tree |
2021-04-28 |
Luke Kenneth... | first experiment creating a LibreSOCMem library with... |
commit | commitdiff | tree |
2021-04-28 |
Luke Kenneth... | create function which pre-creates the blackbox cells |
commit | commitdiff | tree |
2021-04-28 |
Luke Kenneth... | name everything back to spblock_512w64b8w now that... |
commit | commitdiff | tree |
2021-04-28 |
Luke Kenneth... | rename spblock modules to just straight spblock_512w64b... |
commit | commitdiff | tree |
2021-04-28 |
Luke Kenneth... | also add createSRAMblocks to freepdk_c4m45 |
commit | commitdiff | tree |
2021-04-28 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-04-28 |
Jean-Paul Chaput | Management of SRAMs block at Coriolis devel. |
commit | commitdiff | tree |
2021-04-28 |
Luke Kenneth... | add vbe spblock models to non_generated and build scripts |
commit | commitdiff | tree |
2021-04-28 |
Luke Kenneth... | shrinking regfile sizes some more |
commit | commitdiff | tree |
2021-04-27 |
Luke Kenneth... | add blackbox attribute to spblock512*.v |
commit | commitdiff | tree |
2021-04-27 |
Luke Kenneth... | also add blackboxes spblock512* etc. |
commit | commitdiff | tree |
2021-04-27 |
Luke Kenneth... | add copying over of spblock*.v and pll.v to build scripts |
commit | commitdiff | tree |
2021-04-25 |
Luke Kenneth... | submodule update |
commit | commitdiff | tree |
2021-04-25 |
Jean-Paul Chaput | Correct setup for experiment9/freepdk_c4m45, restrict... |
commit | commitdiff | tree |
2021-04-24 |
Luke Kenneth... | update submodule |
commit | commitdiff | tree |
2021-04-24 |
Luke Kenneth... | cleanup mksyms.sh to include FreePDK_C4M45 |
commit | commitdiff | tree |
2021-04-24 |
Luke Kenneth... | add export of PDKMASTER_TOP to experiments9/freepdk_c4m45 |
commit | commitdiff | tree |
2021-04-24 |
Luke Kenneth... | correct relative link to FreePDK45_c4m45, use submodule |
commit | commitdiff | tree |
2021-04-24 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-04-24 |
Jean-Paul Chaput | Forgot to update experiments9 doDesign file for FreePDK 45. |
commit | commitdiff | tree |
2021-04-24 |
Jean-Paul Chaput | Keep in synch with the latest Coriolis. SRAM models... |
commit | commitdiff | tree |
2021-04-24 |
Jean-Paul Chaput | Correct settings for experiment10_verilog & FreePDK45. |
commit | commitdiff | tree |
2021-04-22 |
Luke Kenneth... | make placement of SRAMs optional, and PLL as well,... |
commit | commitdiff | tree |
next |