2020-08-12 |
Cole Poirier | mmu.py remove class AddrShifter |
tree | commitdiff |
2020-08-12 |
Cole Poirier | Fix typo in mmu.py |
tree | commitdiff |
2020-08-11 |
Cole Poirier | mmu.py fix formatting, use Cat() where '&' in mmu.vhdl |
tree | commitdiff |
2020-08-11 |
Tobias Platen | initial version of L0CacheBuffer2 |
tree | commitdiff |
2020-08-10 |
Cole Poirier | Fix typo in mmu.py |
tree | commitdiff |
2020-08-10 |
Cole Poirier | Fix typo mmu.py |
tree | commitdiff |
2020-08-10 |
Cole Poirier | Global search and replace (^, |), fixes bug 450 comment... |
tree | commitdiff |
2020-08-10 |
Cole Poirier | fix bug 450 comments 8,9,10 |
tree | commitdiff |
2020-08-10 |
Cole Poirier | Fix bug 450 comment 7 |
tree | commitdiff |
2020-08-10 |
Cole Poirier | mmu.py add line I forgot to translate from mmu.vhdl |
tree | commitdiff |
2020-08-10 |
Cole Poirier | Merge branch 'master' of git.libre-soc.org:soc |
tree | commitdiff |
2020-08-10 |
Cole Poirier | mmu.vhdl translation to mmu.py 95 percent complete |
tree | commitdiff |
2020-08-09 |
Luke Kenneth Casso... | stop combinatorial loop in pi2ls |
tree | commitdiff |
2020-08-09 |
Luke Kenneth Casso... | fix combinatorial loop in ldst compunit |
tree | commitdiff |
2020-08-09 |
Luke Kenneth Casso... | compalu combinatorial loop detected |
tree | commitdiff |
2020-08-06 |
Cole Poirier | Fix mmu.py formatting |
tree | commitdiff |
2020-08-06 |
Cole Poirier | Initial commit of translation of microwatt mmu.vhdl... |
tree | commitdiff |
2020-08-06 |
Cole Poirier | Merge branch 'master' of git.libre-soc.org:soc |
tree | commitdiff |
2020-08-06 |
Luke Kenneth Casso... | fix LDST PortInterface FSM interaction |
tree | commitdiff |
2020-08-04 |
Luke Kenneth Casso... | swap over byte-reverse if/else in LDSTCompUnit |
tree | commitdiff |
2020-08-04 |
Luke Kenneth Casso... | tracked down byte-reversal in LDST ISACaller and LDSTCo... |
tree | commitdiff |
2020-08-03 |
Luke Kenneth Casso... | https://bugs.libre-soc.org/show_bug.cgi?id=446 |
tree | commitdiff |
2020-08-03 |
Tobias Platen | LDSTSplitter: report exception |
tree | commitdiff |
2020-08-03 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
tree | commitdiff |
2020-08-03 |
Tobias Platen | TstDataMerger2 |
tree | commitdiff |
2020-07-30 |
Tobias Platen | begin work on TestCase for two DataMergers/Cache |
tree | commitdiff |
2020-07-30 |
Tobias Platen | add CacheRecord |
tree | commitdiff |
2020-07-30 |
Luke Kenneth Casso... | ha! have to explicitly specify the ports when writing... |
tree | commitdiff |
2020-07-29 |
Luke Kenneth Casso... | forgot to rename ad/st in LDSTCompUnitRecord |
tree | commitdiff |
2020-07-29 |
Luke Kenneth Casso... | bit of a big change: add prefixes "cu_" to all CompUnit... |
tree | commitdiff |
2020-07-29 |
Jacob Lifshay | add __init__.py to all source directories |
tree | commitdiff |
2020-07-29 |
Jacob Lifshay | clean up some tests |
tree | commitdiff |
2020-07-29 |
Jacob Lifshay | format some tests |
tree | commitdiff |
2020-07-26 |
Luke Kenneth Casso... | do not need lod_l.q | lsto_l.q can just use lsd_l.q |
tree | commitdiff |
2020-07-26 |
Luke Kenneth Casso... | argh add yet another latch to detect when LD/ST has... |
tree | commitdiff |
2020-07-25 |
Luke Kenneth Casso... | going on a bit of a "naming" spree, this for Jean-Paul... |
tree | commitdiff |
2020-07-22 |
Jacob Lifshay | Merge remote-tracking branch 'origin/master' |
tree | commitdiff |
2020-07-22 |
Jacob Lifshay | format code |
tree | commitdiff |
2020-07-21 |
Luke Kenneth Casso... | testing if MultiCompUnit can handle no input regs ... |
tree | commitdiff |
2020-07-21 |
Luke Kenneth Casso... | disable cxxsim for now |
tree | commitdiff |
2020-07-20 |
Cesar Strauss | Document the move of sdir from data_i to op. |
tree | commitdiff |
2020-07-20 |
Cesar Strauss | Remove extra yield from test case. |
tree | commitdiff |
2020-07-19 |
Luke Kenneth Casso... | convert compalu multi test to Simulator() (was run_simu... |
tree | commitdiff |
2020-07-19 |
Luke Kenneth Casso... | convert compalu multi test to Simulator() (was run_simu... |
tree | commitdiff |
2020-07-19 |
Luke Kenneth Casso... | fix bug in alu_fsm.py found by cxxsim: missing one... |
tree | commitdiff |
2020-07-19 |
Luke Kenneth Casso... | add some CompUnit demo tests of the alu_fsm example |
tree | commitdiff |
2020-07-19 |
Luke Kenneth Casso... | move sdir to CompFSMOpSubset in alu_fsm example |
tree | commitdiff |
2020-07-19 |
Luke Kenneth Casso... | add CompFSMOpSubset, also change dir to sdir |
tree | commitdiff |
2020-07-19 |
Luke Kenneth Casso... | use iocontrol PrevControl / NextControl instead of... |
tree | commitdiff |
2020-07-19 |
Cesar Strauss | Implement control path and unit test. |
tree | commitdiff |
2020-07-18 |
Cesar Strauss | Implement the Shifter data path |
tree | commitdiff |
2020-07-18 |
Cesar Strauss | Document move of the next port data |
tree | commitdiff |
2020-07-18 |
Luke Kenneth Casso... | add SR latch cxxrtl backend demo |
tree | commitdiff |
2020-07-12 |
Luke Kenneth Casso... | rename InternalOp to MicrOp |
tree | commitdiff |
2020-07-12 |
Luke Kenneth Casso... | change CSV LD/ST update field to LDSTMode (support... |
tree | commitdiff |
2020-07-12 |
Luke Kenneth Casso... | update-mode request write signalled too early |
tree | commitdiff |
2020-07-11 |
Luke Kenneth Casso... | sort out core write latching: gate by busy, and use... |
tree | commitdiff |
2020-07-11 |
Luke Kenneth Casso... | * clarifying core function unit enable |
tree | commitdiff |
2020-07-09 |
Luke Kenneth Casso... | munge alu_fsm Shifter into looking like CompALU API... |
tree | commitdiff |
2020-07-09 |
Cesar Strauss | Define ports for a simple sequential Shifter |
tree | commitdiff |
2020-07-08 |
Cesar Strauss | Start the FSM-based ALU example. |
tree | commitdiff |
2020-07-08 |
Jacob Lifshay | Merge branch 'master' of ssh://git.libre-riscv.org... |
tree | commitdiff |
2020-07-07 |
Cesar Strauss | Clear input data along with valid_i |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Assert n.ready_i at the beginning of the cycle |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Remove wait state to demonstrate zero-delay reception. |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Simplify waiting loops |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Finally add some well needed comments |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Simplify waiting loops |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Add some wait states in each process |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Negate inputs after use |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Add other tests |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Implement receiver |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Implement sender. |
tree | commitdiff |
2020-07-06 |
Cesar Strauss | Begin a new parallel test |
tree | commitdiff |
2020-07-04 |
Luke Kenneth Casso... | add gitignores |
tree | commitdiff |
2020-07-02 |
Luke Kenneth Casso... | fix unit tests due to change in using pspec |
tree | commitdiff |
2020-07-02 |
Luke Kenneth Casso... | allow ALU names to propagate through from FU to CompUni... |
tree | commitdiff |
2020-07-02 |
Luke Kenneth Casso... | add bare wishbone option to TestIssuer, sort out ports |
tree | commitdiff |
2020-07-02 |
Luke Kenneth Casso... | use single-arg pspec for TestIssuer and Core |
tree | commitdiff |
2020-07-02 |
Cesar Strauss | Present the ALU result only when valid_o is active |
tree | commitdiff |
2020-07-01 |
Luke Kenneth Casso... | minor reorg on how Bus and Config classes are set up |
tree | commitdiff |
2020-06-29 |
Luke Kenneth Casso... | fetch instructions from bare wishbone fetch unit |
tree | commitdiff |
2020-06-28 |
Cesar Strauss | Start with a simpler test case |
tree | commitdiff |
2020-06-28 |
Cesar Strauss | Let p.ready_o be active while the test ALU is idle |
tree | commitdiff |
2020-06-28 |
Cesar Strauss | Add missing ports to the test ALU |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | read from instruction memory using FetchUnitInterface |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | add Config Fetch interface and quick unit test |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | add test instruction memory |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | add readonly option to TestMemory |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | got Pi2LSUI FSM working |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | new Pi2LSUI working, using PortInterfaceBase |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | start new version of Pi2LSUI based on PortInterfaceBase |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | pass addr/mask through to PortInterfaceBase rd/wr addr |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | cleanup (remove unneeded imports) |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | more code-shuffle for TestMemoryPortInterface |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | more code-shuffle for TestMemoryPortInterface |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | minor cleanup, put get/set rdport/wrport into function |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | merge LDSTPort into TestMemoryPortInterface |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | use PortInterface connect_port |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | use PortInterface connect_port |
tree | commitdiff |
next |