yep disable OE for MULH64/32 and EXTS and CNTZ
[soc.git] / src / soc / experiment /
2020-08-28 Cole Poirierdcache.py add first attempt at translation of dcache_tb...
2020-08-27 Cole Poirierdcache.py add skeleton sim and test adapted from mmu...
2020-08-27 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-27 Cole Poirierdcache.py implement the remaining vhdl generate stateme...
2020-08-26 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-26 Cole Poirierdcache.py replace subtypes/types/constant aliases with...
2020-08-25 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-25 Cole Poirierdcache.py rearrange, transform classes into functions...
2020-08-25 Cole Poirierdcache.py fix whitespace, fomatting, syntax
2020-08-25 Cole Poirierdcache.py fix formatting
2020-08-25 Cole Poirierdcache.py move Reservation RecordObject to top of file
2020-08-25 Cole Poirierdcache.py move RegStage1 RecordObject to top of file
2020-08-25 Cole Poirierdcache.py move MemAccessRequest RecordObject to top...
2020-08-25 Cole Poirierdcache.py move Stage0 RecordObject to top of file
2020-08-24 Tobias PlatenTestCachedMemoryPortInterface cleanup
2020-08-24 Luke Kenneth Casso... fix *another* ld-update-related timing / FSM issue
2020-08-24 Luke Kenneth Casso... tidyup / shuffle after review
2020-08-24 Luke Kenneth Casso... remove default parameter
2020-08-24 Luke Kenneth Casso... "WAY" does not exist - range(NUM_WAYS) was intended
2020-08-24 Luke Kenneth Casso... use WAY_BITS in appropriate locations
2020-08-24 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-24 Cole Poirierdcache.py commit first full tranlation pass, about...
2020-08-23 Luke Kenneth Casso... add algebraic ld tests lwax, lwaux
2020-08-23 Cesar StraussAllow an empty style, and passing default styles as...
2020-08-23 Cesar StraussAdd comment node type
2020-08-23 Cesar StraussAdd base and display styles
2020-08-23 Cesar StraussApply style from node own name
2020-08-23 Cesar StraussAdd color style
2020-08-23 Cesar StraussCollect styles from the tuple
2020-08-23 Cesar StraussPropagate the root style to all signals
2020-08-22 Luke Kenneth Casso... rename invert_a to invert_in because logical inverts RB
2020-08-22 Cesar StraussMove comments to the docstring
2020-08-22 Cesar StraussWalk the DOM and emit the trace names
2020-08-22 Cesar StraussFirst draft of a mini-language to describe GTKWave...
2020-08-21 Luke Kenneth Casso... remove extraneous comments
2020-08-21 Tobias Platentypo fix in test_l0_cache_buffer2.py
2020-08-21 Cole Poirierdcache.py fix asserts, use backslash and two strings...
2020-08-21 Cole Poirierdcache.py replace functions that return signals with...
2020-08-21 Cole Poirierwb_types fix typo
2020-08-21 Tobias Platenconnect TestCachedMemoryPortInterface to LDSTSplitter
2020-08-21 Luke Kenneth Casso... comment formatting
2020-08-21 Luke Kenneth Casso... remove default values
2020-08-21 Luke Kenneth Casso... just range(the_constant)
2020-08-21 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-21 Cole Poirierdcache.py commit today and yesterday's progress (sorry...
2020-08-20 Tobias Platenstart wiring TestCachedMemoryPortInterface
2020-08-20 Tobias Platentestcase refactoring
2020-08-20 Tobias Platenadd new class TestCachedMemoryPortInterface
2020-08-19 Luke Kenneth Casso... comments in dcache
2020-08-19 Luke Kenneth Casso... more subtle interactions between wishbone bus when...
2020-08-18 Tobias Platenadd testcase for LDSTSplitter using PortInterface
2020-08-18 Luke Kenneth Casso... add comment in dcache.py
2020-08-17 Cole Poirierdcache.py commit today's progress on translating dcache...
2020-08-17 Cole PoirierCreate file experiment/wb_types.py to mirror microwatt...
2020-08-17 Luke Kenneth Casso... move Mask to nmutil
2020-08-17 Luke Kenneth Casso... use shift module in mmu. to be moved to nmutil
2020-08-16 Cole Poiriermmu.py fix formatting 80 char limit
2020-08-16 Luke Kenneth Casso... remove vhdl comments
2020-08-16 Luke Kenneth Casso... use simple one-line mask-generation
2020-08-16 Luke Kenneth Casso... fix LD/ST pimem issue with rising_edge detection
2020-08-16 Luke Kenneth Casso... missing vars, spelling corrections
2020-08-16 Luke Kenneth Casso... big reorg, shuffle code to functions, makes the FSM...
2020-08-16 Luke Kenneth Casso... spelling error, move perm_ok to local
2020-08-16 Luke Kenneth Casso... more comment removal
2020-08-16 Luke Kenneth Casso... more remove comments
2020-08-16 Luke Kenneth Casso... removing more comments, tidyup
2020-08-16 Luke Kenneth Casso... restore incorrect removal of zero-Cat at LHS (should...
2020-08-16 Luke Kenneth Casso... continue tidyup, comment removal/review. use byte_reve...
2020-08-16 Luke Kenneth Casso... fix batch of syntax errors found by running mmu.py
2020-08-16 Luke Kenneth Casso... begin tidyup, removing comments after line-by-line...
2020-08-15 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-15 Cole Poiriermmu.py fix Cat() semantics fixes https://bugs.libre...
2020-08-15 Cole Poiriermmu.py fixes https://bugs.libre-soc.org/show_bug.cgi...
2020-08-15 Cole Poiriermmu.py fixes https://bugs.libre-soc.org/show_bug.cgi...
2020-08-15 Cole Poiriermmu.py fixes https://bugs.libre-soc.org/show_bug.cgi...
2020-08-15 Luke Kenneth Casso... clear compalu data latch always on issue
2020-08-15 Cesar StraussDemonstrates string traces
2020-08-15 Cesar StraussDemonstrates adding extra debug signals traces to the...
2020-08-15 Cesar StraussDemonstrates creating stylish GTKWave "save" files...
2020-08-14 Luke Kenneth Casso... remove latchregister, use sync to capture compunit...
2020-08-14 Luke Kenneth Casso... sync on alu results in compalu
2020-08-13 Luke Kenneth Casso... code-shuffle
2020-08-13 Luke Kenneth Casso... remove use of latchregigister, replace with sync on...
2020-08-13 Cole Poirierdcache.py add initial imports
2020-08-13 Cole Poiriermem_types.py add more types from common.vhdl
2020-08-13 Cole Poiriermove memory related types from mmu.py into new file...
2020-08-13 Luke Kenneth Casso... sync on reset in compalu
2020-08-13 Luke Kenneth Casso... sync on port interface address in ld/st compunit, and...
2020-08-13 Luke Kenneth Casso... another sync to cut latency
2020-08-13 Cole PoirierInitial commit of translation of microwatt dcache.vhdl...
2020-08-13 Luke Kenneth Casso... remove latchregister, sync src oper_i into MultiCompUnit
2020-08-13 Luke Kenneth Casso... minor tidyup on alu compunit:
2020-08-13 Luke Kenneth Casso... plenty of time to wait for operand, so use "sync" in...
2020-08-12 Cole Poiriermmu.py add skeleton sim and test functions from regfile...
2020-08-12 Cole PoirierDelete unnecessary mmu dir, move mmu.py out of mmu...
2020-08-12 Cole PoirierRevert "Remove mmu dir and associated mmu/test/ dir...
2020-08-12 Cole PoirierRemove mmu dir and associated mmu/test/ dir
2020-08-12 Cole PoirierRemove rst signals, fix len of hex Consts, fix variable...
2020-08-12 Cole PoirierCreate dir experiment/mmu then mmu/test with skeleton...
2020-08-12 Cole Poiriermmu.py add RecordObject classes from common.vhdl input...
next