projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Allow the formal engine to perform a same-cycle result in the ALU
[soc.git]
/
src
/
soc
/
fu
/
common_output_stage.py
2022-02-27
Luke Kenneth Casso...
whoops ALU common output target must be XLEN-bit,
blob
|
commitdiff
|
raw
2022-02-27
Luke Kenneth Casso...
use XLEN in Function Units (starting with ALU)
blob
|
commitdiff
|
raw
|
diff to current
2021-10-10
Luke Kenneth Casso...
replace PartitionedSignal with SimdSignal
blob
|
commitdiff
|
raw
|
diff to current
2021-05-07
Luke Kenneth Casso...
whoops was still copying output over in CommonOutputStage
blob
|
commitdiff
|
raw
|
diff to current
2021-05-07
Luke Kenneth Casso...
move zero-dest-pred in Common Output Stage to not copy...
blob
|
commitdiff
|
raw
|
diff to current
2021-05-06
Luke Kenneth Casso...
if zeroing is set, put zero into input or output as...
blob
|
commitdiff
|
raw
|
diff to current
2021-04-23
Luke Kenneth Casso...
move over to from openpower imports
blob
|
commitdiff
|
raw
|
diff to current
2020-09-07
Luke Kenneth Casso...
bit of a big reorg of data structures
blob
|
commitdiff
|
raw
|
diff to current
2020-08-30
Luke Kenneth Casso...
redo OP_CMP based on microwatt. L=1 had been ignored
blob
|
commitdiff
|
raw
|
diff to current
2020-08-27
Cole Poirier
Merge branch 'master' of git.libre-soc.org:soc
blob
|
commitdiff
|
raw
|
diff to current
2020-08-27
Luke Kenneth Casso...
https://bugs.libre-soc.org/show_bug.cgi?id=476
blob
|
commitdiff
|
raw
|
diff to current
2020-08-27
Luke Kenneth Casso...
reorg of SO handling related to CR0
blob
|
commitdiff
|
raw
|
diff to current
2020-07-12
Luke Kenneth Casso...
rename InternalOp to MicrOp
blob
|
commitdiff
|
raw
|
diff to current
2020-07-09
Luke Kenneth Casso...
add regression test for div overflow case
blob
|
commitdiff
|
raw
|
diff to current
2020-07-09
Luke Kenneth Casso...
slightly different so handling in common output stage
blob
|
commitdiff
|
raw
|
diff to current
2020-07-09
Luke Kenneth Casso...
bug #424 - 32/64 bit is a *global* flag not a per-op one
blob
|
commitdiff
|
raw
|
diff to current
2020-07-09
Luke Kenneth Casso...
test top bit 31 in 32-bit mode for CR0 creation
blob
|
commitdiff
|
raw
|
diff to current
2020-07-09
Luke Kenneth Casso...
create new DivMulOutputData which does not have CA...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-09
Luke Kenneth Casso...
make carry output handling optional in common output...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-08
Jacob Lifshay
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
big reorg on PowerDecoder2, actually Decode2Execute1Type
blob
|
commitdiff
|
raw
|
diff to current
2020-06-06
Luke Kenneth Casso...
comments / whitespace
blob
|
commitdiff
|
raw
|
diff to current
2020-06-01
Luke Kenneth Casso...
remove zero/invert from ShiftRot Input Record
blob
|
commitdiff
|
raw
|
diff to current
2020-06-01
Luke Kenneth Casso...
minor adjustment, zero test in ALU output stage
blob
|
commitdiff
|
raw
|
diff to current
2020-05-31
Luke Kenneth Casso...
copy in cr0.data into cr0 temp, not whole of cr0 (inclu...
blob
|
commitdiff
|
raw
|
diff to current
2020-05-31
Luke Kenneth Casso...
write cr0 when op.write_cr.ok is set
blob
|
commitdiff
|
raw
|
diff to current
2020-05-30
Luke Kenneth Casso...
set CR0 output when OP_CMP or OP_CMPEQB need it
blob
|
commitdiff
|
raw
|
diff to current
2020-05-28
Luke Kenneth Casso...
update comment
blob
|
commitdiff
|
raw
|
diff to current
2020-05-24
Luke Kenneth Casso...
start using Data in pipelines
blob
|
commitdiff
|
raw
|
diff to current
2020-05-22
Luke Kenneth Casso...
split out Logical Input and Output stages to common...
blob
|
commitdiff
|
raw
|
diff to current