projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
Fix some typos and whitespace
[soc.git]
/
src
/
soc
/
2020-11-24
Cesar Strauss
Fix some typos and whitespace
tree
|
commitdiff
2020-11-24
Cesar Strauss
Port the DummyALU test case to the new parallel issuer
tree
|
commitdiff
2020-11-23
Cesar Strauss
Results are now a list, so "expected" should follow...
tree
|
commitdiff
2020-11-23
Cesar Strauss
Parameterize the issuer on the number of operands and...
tree
|
commitdiff
2020-11-22
Cesar Strauss
Refactor the ALU operation issuer into a class
tree
|
commitdiff
2020-11-22
Cesar Strauss
Port the ALU test case to the new parallel test style
tree
|
commitdiff
2020-11-22
Cesar Strauss
Add a GTKWave document to the ALU test case
tree
|
commitdiff
2020-11-22
Luke Kenneth Casso...
simplify litex-core wishbone interfaces
tree
|
commitdiff
2020-11-19
Cesar Strauss
Separate input and output ports by color
tree
|
commitdiff
2020-11-19
Cesar Strauss
Explain the test cases
tree
|
commitdiff
2020-11-18
Cesar Strauss
Separate individual traces for each rel_o/go_i port
tree
|
commitdiff
2020-11-17
Tobias Platen
testcase for dcbz
tree
|
commitdiff
2020-11-16
Cesar Strauss
Add a transaction counter to producers and consumers
tree
|
commitdiff
2020-11-16
Tobias Platen
add class LoadStore1(PortInterfaceBase)
tree
|
commitdiff
2020-11-15
Cesar Strauss
Implement ResultConsumer and port the Shifter unit...
tree
|
commitdiff
2020-11-14
Cesar Strauss
Move the DUT driver to within the test case process
tree
|
commitdiff
2020-11-14
Cesar Strauss
Fix and enable the regspec test for the Shifter
tree
|
commitdiff
2020-11-14
Luke Kenneth Casso...
sigh, direction wrong in IOtypes litex core
tree
|
commitdiff
2020-11-13
Luke Kenneth Casso...
reduce number of nc in ls180 to 24
tree
|
commitdiff
2020-11-13
Luke Kenneth Casso...
reduce clkcsel ls180 width (2 pins), rename pll_18...
tree
|
commitdiff
2020-11-13
Luke Kenneth Casso...
rename and add pll lock signal to ls180
tree
|
commitdiff
2020-11-13
Luke Kenneth Casso...
rename ls180 litex pll_48 output to pll_18
tree
|
commitdiff
2020-11-13
Luke Kenneth Casso...
add enable/disable arguments (not ideal but it works...
tree
|
commitdiff
2020-11-13
Luke Kenneth Casso...
remove io_in/out now it is not needed for niolib
tree
|
commitdiff
2020-11-11
Tobias Platen
dcbz and tlbie first test, still incomplete
tree
|
commitdiff
2020-11-11
Tobias Platen
fu/mmu/test/test_pipe_caller.py test case for mfspr
tree
|
commitdiff
2020-11-10
Luke Kenneth Casso...
add build commands to Makefile for versa ecp5
tree
|
commitdiff
2020-11-10
Luke Kenneth Casso...
remove ClockSelect module, use DummyPLL
tree
|
commitdiff
2020-11-10
Luke Kenneth Casso...
add separate DummyPLL module, according to API discussed at
tree
|
commitdiff
2020-11-08
Tobias Platen
mmu fsm testcase: add check_fsm_outputs based on functi...
tree
|
commitdiff
2020-11-08
Tobias Platen
Merge branch 'master' of ssh://git.libre-riscv.org...
tree
|
commitdiff
2020-11-08
Tobias Platen
mmu/fsm: test case for mtspr
tree
|
commitdiff
2020-11-07
Tobias Platen
fixed a bug in src/soc/fu/mmu/fsm.py
tree
|
commitdiff
2020-11-06
Luke Kenneth Casso...
sigh sorting out litex pin-connections to sdram
tree
|
commitdiff
2020-11-04
Luke Kenneth Casso...
move back to 3.3v on X3 VERSA ECP5 connector
tree
|
commitdiff
2020-11-04
Tobias Platen
MMU: begin test case for 'dcbz'
tree
|
commitdiff
2020-11-03
Tobias Platen
fix broken unittest after installing power-instruction...
tree
|
commitdiff
2020-11-03
Luke Kenneth Casso...
swap jtag pinorder to match ulx3s
tree
|
commitdiff
2020-11-03
Luke Kenneth Casso...
change LVCMOS level on versa ecp5 jtag to 2.5v
tree
|
commitdiff
2020-11-01
Cesar Strauss
Add a check for liveness.
tree
|
commitdiff
2020-10-31
Cole Poirier
versa_ecp5.py add 4 arbitrarily assigned gpio pins...
tree
|
commitdiff
2020-10-31
Cesar Strauss
Check that the read and write counters differ at most...
tree
|
commitdiff
2020-10-31
Cesar Strauss
Remove stray comment
tree
|
commitdiff
2020-10-30
Luke Kenneth Casso...
add JTAG extension to versa_ecp5 then we can use it
tree
|
commitdiff
2020-10-28
Cesar Strauss
Implement an operand producer that talks the rel_o...
tree
|
commitdiff
2020-10-24
Cesar Strauss
Create a GTKWave document for the test ALU unit tests
tree
|
commitdiff
2020-10-22
Luke Kenneth Casso...
add query about cross-domain on the JTAG enable of WB
tree
|
commitdiff
2020-10-22
Luke Kenneth Casso...
add detection and disable of Instruction Wishbone based...
tree
|
commitdiff
2020-10-22
Luke Kenneth Casso...
add detection and disable of LoadStore Wishbone based...
tree
|
commitdiff
2020-10-22
Luke Kenneth Casso...
add JTAG enable/disable of wishbone to TestIssuer
tree
|
commitdiff
2020-10-22
Luke Kenneth Casso...
add means to JTAG interface to enable/disable "stuff...
tree
|
commitdiff
2020-10-21
Cole Poirier
versa_ecp5 adds ability to build and load for ulx3s85f...
tree
|
commitdiff
2020-10-21
Luke Kenneth Casso...
fix up asserts (check correct pads/cores)
tree
|
commitdiff
2020-10-20
Tobias Platen
s/alu/fsm/g
tree
|
commitdiff
2020-10-20
Tobias Platen
test case for FSMMMUStage
tree
|
commitdiff
2020-10-18
Cole Poirier
use random.seed to generate repro cases of the two...
tree
|
commitdiff
2020-10-16
Luke Kenneth Casso...
experiment swapping dummy trap stage over to input
tree
|
commitdiff
2020-10-16
Luke Kenneth Casso...
re-enable tests
tree
|
commitdiff
2020-10-16
Luke Kenneth Casso...
manually run coresync clock for test issuer
tree
|
commitdiff
2020-10-16
Luke Kenneth Casso...
set defaults in pspec
tree
|
commitdiff
2020-10-16
Luke Kenneth Casso...
add extra (test dummy stage in trap to see if combinato...
tree
|
commitdiff
2020-10-16
Luke Kenneth Casso...
add LGPLv3+ notice and add copyright holders
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
add commented-out connection to JTAG in ECP5 litex
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
wrong pspec variable in selecting pll clock
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
sorting out missing clock somewhere
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
use "enable" and set default actions in getopt
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
add extra variant to litex core
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
syntax error
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
disable gpio in litex core
tree
|
commitdiff
2020-10-15
Luke Kenneth Casso...
enable/disable litex irqs based on variant name
tree
|
commitdiff
2020-10-14
Cole Poirier
issuer_verilog.py update to use commandline args using...
tree
|
commitdiff
2020-10-12
Cole Poirier
litex/florent/versa_ecp5.py add arg --fpga [versa_ecp5...
tree
|
commitdiff
2020-10-12
Cole Poirier
fix ModuleNotFound/Import errors found when running...
tree
|
commitdiff
2020-10-12
Cole Poirier
add tested working fpga compile/build/load file for...
tree
|
commitdiff
2020-10-11
Luke Kenneth Casso...
add way to bypass PLL for ECP5 and sim
tree
|
commitdiff
2020-10-11
Luke Kenneth Casso...
comment out XICS/GPIO interrupt test, causes ECP5 litex...
tree
|
commitdiff
2020-10-11
Luke Kenneth Casso...
record commands for building ECP5
tree
|
commitdiff
2020-10-11
Luke Kenneth Casso...
litex sim.py operational
tree
|
commitdiff
2020-10-10
Cole Poirier
florent/versa_ecp5.py remove uneccessary imports, speci...
tree
|
commitdiff
2020-10-10
Luke Kenneth Casso...
add debug start/stop to firmware_upload script
tree
|
commitdiff
2020-10-10
Luke Kenneth Casso...
add DMI status / reset to firmware upload script
tree
|
commitdiff
2020-10-10
Luke Kenneth Casso...
add first version of firmware uploader
tree
|
commitdiff
2020-10-09
Luke Kenneth Casso...
use libresoc version of c4m-jtag repo
tree
|
commitdiff
2020-10-09
Luke Kenneth Casso...
drop in "undefined" function into ISAcaller namespace
tree
|
commitdiff
2020-10-09
Luke Kenneth Casso...
rename undef to undefined (preserving the fact that...
tree
|
commitdiff
2020-10-09
Luke Kenneth Casso...
missing yields in JTAG pads test to allow settling
tree
|
commitdiff
2020-10-09
Jacob Lifshay
finish converting mul tests to use common code
tree
|
commitdiff
2020-10-09
Jacob Lifshay
working on splitting out common mul pipe test code
tree
|
commitdiff
2020-10-09
Jacob Lifshay
add carry handling to pia_res_to_output
tree
|
commitdiff
2020-10-09
Jacob Lifshay
move pia_res_to_output to common test helpers
tree
|
commitdiff
2020-10-09
Jacob Lifshay
move mul pipe ilang test to separate file
tree
|
commitdiff
2020-10-09
Jacob Lifshay
add undef()
tree
|
commitdiff
2020-10-08
Luke Kenneth Casso...
missing yields in JTAG pads test to allow settling
tree
|
commitdiff
2020-10-08
Luke Kenneth Casso...
minor icache cleanup
tree
|
commitdiff
2020-10-08
Cole Poirier
second attempt at https://bugs.libre-soc.org/show_bug...
tree
|
commitdiff
2020-10-08
Cole Poirier
remove singleton dict per https://bugs.libre-soc.org...
tree
|
commitdiff
2020-10-08
Tobias Platen
Merge branch 'master' of ssh://git.libre-riscv.org...
tree
|
commitdiff
2020-10-08
Tobias Platen
add WIP test_pipe_caller.py for mmu
tree
|
commitdiff
2020-10-08
Luke Kenneth Casso...
add incoming PortInterface to be connected to LoadStore...
tree
|
commitdiff
2020-10-08
Luke Kenneth Casso...
JTAG boundary scan test 1st attempt
tree
|
commitdiff
next