2020-06-28 |
Luke Kenneth Casso... | more code-shuffle for TestMemoryPortInterface |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | more code-shuffle for TestMemoryPortInterface |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | minor cleanup, put get/set rdport/wrport into function |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | merge LDSTPort into TestMemoryPortInterface |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | use PortInterface connect_port |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | use PortInterface connect_port |
tree | commitdiff |
2020-06-28 |
Luke Kenneth Casso... | attempt to get Pi2LSUI FSM working |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | only activate ld_in_progress if addr is ok |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | make Memory accessible via TestSRAMBareLoadStoreUnit |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | increase (double) address width in TstL0CacheBuffer |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | increase (double) address width in TstL0CacheBuffer |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | unit test in l0_cache to connect to testpi and test_bare_wb |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | make PortInterface modules consistent with same API |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | use ConfigMemoryPortInterface in TstL0CacheBuffer |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | fix TestMemLoadStoreUnit, it required a FSM to monitor... |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | add wishbone Pi2LSUI test |
tree | commitdiff |
2020-06-27 |
Luke Kenneth Casso... | reconfigureable PortInterface testing now possible |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | name issue in Pi2LSUI |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | whitespace and imports |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | whitespace |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | slight reorg on test_pi2ls.py |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | correct address in pi2ls |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | oops forgot to initialise base class of TestMemLoadStor... |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | add in LenExpand shift/mask |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | add quick test showing Pi2LSUI not quite reading/writing to |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | remove extraneous yields |
tree | commitdiff |
2020-06-26 |
Michael Nolan | Modify pi2ls so it passes the portinterface unit tests |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | set address ok and fix unit test to check it properly |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | add pi.busy_o connection, increase to 64 bit |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | unit test broken is ok :) |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | set pi.ld.ok to 1 if pi.is_ld_i is set |
tree | commitdiff |
2020-06-26 |
Michael Nolan | Move tests for pimem to new file, add ability to test... |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | load/store unit test needed to wait for busy_o |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | whitespace |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | clean up output from BareLoadStoreUnit |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | halve the test memory size again |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | shrink test memory size down to only 64 words |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | investigating why write-enable not getting passed through |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | whoops forgot to call parent elaborate |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | add test of SRAM through wishbone bus |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | code-morph which redirects lsmem unit test through... |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | add a test SRAM that lives behind a minerva LoadStoreUn... |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | dynamically specify wishbone layout (no longer hardcode... |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | add reconfigureable Load/Store class |
tree | commitdiff |
2020-06-26 |
Luke Kenneth Casso... | extra parameterification of minerva LoadStoreUnits |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | allow Pi2LSUI to accept incoming PortInterface and... |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | add extra parameter, mask_wid, to TestMemLoadStoreUnit |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | start connecting up Pi2LSUI |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | add LenExpand module, tidyup on docstring |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | add beginnings of Pi2LSUI |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | add attempt at mapping between PortInterface and LoadSt... |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | rename LoadStoreInterface signals to include _i and... |
tree | commitdiff |
2020-06-25 |
Luke Kenneth Casso... | whitespace |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Revert "modify PortInterface so subfields include the... |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Update comments for LoadStoreUnitInterface |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Have lsmem handle stall and valid signals correctly |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Update comments on LoadStoreUnitInterface again |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Update comments on LoadStoreUnitInterface |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Add handling of byte reads and writes |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Add more complete testbench for lsmem.py |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Super basic first try of testmem with load store unit... |
tree | commitdiff |
2020-06-24 |
Luke Kenneth Casso... | move comments to minerva LoadStoreInterface |
tree | commitdiff |
2020-06-24 |
Luke Kenneth Casso... | import minerva and use LoadStoreUnitInterface |
tree | commitdiff |
2020-06-24 |
Michael Nolan | Add specification for load store interface |
tree | commitdiff |
2020-06-23 |
Michael Nolan | modify PortInterface so subfields include the port... |
tree | commitdiff |
2020-06-23 |
Luke Kenneth Casso... | annoying error in latest nmigen |
tree | commitdiff |
2020-06-23 |
Luke Kenneth Casso... | TstL0CacheBuffer returns array of ports differently now |
tree | commitdiff |
2020-06-22 |
Luke Kenneth Casso... | remove unused module |
tree | commitdiff |
2020-06-22 |
Luke Kenneth Casso... | simplified L0CacheBuffer down to a "PortInterface Arbiter" |
tree | commitdiff |
2020-06-22 |
Luke Kenneth Casso... | add TestMemoryPortInterface class which is designed... |
tree | commitdiff |
2020-06-22 |
Luke Kenneth Casso... | comments for LDST CompUnit test |
tree | commitdiff |
2020-06-22 |
Luke Kenneth Casso... | enable byte-reverse in CompLDSTUnit test |
tree | commitdiff |
2020-06-22 |
Luke Kenneth Casso... | remove CompLDSTOpSubset, replace with just data_len. |
tree | commitdiff |
2020-06-22 |
Luke Kenneth Casso... | move BE/LE byte-reverse into LDSTCompUnit |
tree | commitdiff |
2020-06-20 |
Luke Kenneth Casso... | expand Memory width to 64 and granularity to 16 in... |
tree | commitdiff |
2020-06-20 |
Luke Kenneth Casso... | add asserts to check data output is correct |
tree | commitdiff |
2020-06-20 |
Luke Kenneth Casso... | add test_sram_wishbone.py |
tree | commitdiff |
2020-06-20 |
colepoirier | Add code, commented-out, for TRAP so as to not break... |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | whitespace update |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | move trunc_div and trunc_rem to nmutil |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add comments on trunc_div and trunc_rem |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add divide-by-zero test to test_div_sim.py |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add docstring comment for SelectableInt |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add test_0_moduw and correct name to trunc_rem |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add abs SelectableInt unit test (very quick) |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add SelectableInt.abs |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add another bad hack in parser.py which identifies... |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add in really bad hack which calls trunc_div or trunc_mod |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add trunc_div and trunch_rem to decoder helpers |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | auto-assign needs to use concat / selectconcat |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | whoops detected page name wrong, for special case fixed... |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | bit of a mess. getting carry recognised and output... |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add auto-assign mode detecting uninitialised variable... |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | div needs to be floordiv |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add true and floor div to SelectableInt |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add simulator test for divw |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | do mix-in for test_sim.py so that jacob can write some... |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | add TODO comments to upgrade L0CacheBuffer to a new... |
tree | commitdiff |
2020-06-19 |
Luke Kenneth Casso... | parameterise LoadStoreUnitInterface to be expandable |
tree | commitdiff |
2020-06-18 |
Jacob Lifshay | div pipe completed except for tests |
tree | commitdiff |
next |