soc.git
2020-06-05 Tobias Platenuncomment rtlil.convert in test_l0_cache that causes...
2020-06-05 Luke Kenneth... whoops returning cr2 for cr3 regspec map
2020-06-05 Luke Kenneth... name regfile ports by name not numerical position
2020-06-05 Luke Kenneth... whoops connecting up CR in wrong order. fixing with...
2020-06-05 Luke Kenneth... fix syntax errors and use correct FastRegs (SRR0/1...
2020-06-05 Luke Kenneth... add TODO for MFSPR/MTSPR
2020-06-05 Luke Kenneth... refer to srr0/1 not a/b
2020-06-05 Luke Kenneth... add msr_copy function and use it in OP_TRAP, OP_RFID...
2020-06-05 Luke Kenneth... set SRR0 in OP_SC
2020-06-05 Luke Kenneth... add OP_RFID SRR0/SRR1 in PowerDecode2
2020-06-04 colepoirierUse a_i and b_i convenience variables instead of a...
2020-06-04 Luke Kenneth... testing CRs after writing: not in the right bit-order
2020-06-04 Luke Kenneth... remove unneeded code
2020-06-04 Luke Kenneth... use common TestCase class in logical
2020-06-04 Luke Kenneth... add branch test case to core
2020-06-04 Luke Kenneth... no global variables in test suites
2020-06-04 Luke Kenneth... sigh. because POWER. CR index inversion
2020-06-04 Luke Kenneth... sigh. weirdness involving bit-inversion, inconsistency...
2020-06-04 Luke Kenneth... no global variables in test suites
2020-06-04 Luke Kenneth... add ShiftRot test case (works only because CRs are...
2020-06-04 Luke Kenneth... add both logical and ALU test core
2020-06-04 Luke Kenneth... no global variables in test suites
2020-06-04 Luke Kenneth... no global variables in test suites
2020-06-04 Luke Kenneth... no global variables in test suites
2020-06-04 Luke Kenneth... whoops, docstring indentation
2020-06-04 Luke Kenneth... add docstrings for read/write port connection
2020-06-04 Luke Kenneth... move core code into separate functions, for clarity
2020-06-04 Luke Kenneth... reduce amount of code in SelectableInt
2020-06-04 Luke Kenneth... oops forgot to switch write-enable off
2020-06-04 Luke Kenneth... comment clarify on core
2020-06-04 Luke Kenneth... initialise XER from simulation
2020-06-04 Luke Kenneth... messing with valid/busy signals in core test
2020-06-04 Luke Kenneth... add extra argument (not used) to regfile.py
2020-06-04 Luke Kenneth... hmmm sync-delay wport write and wen
2020-06-04 Luke Kenneth... whitespace
2020-06-04 Luke Kenneth... test actual reg values being produced in core test
2020-06-04 Luke Kenneth... use common TestCase in branch
2020-06-04 Luke Kenneth... use common TestCase in shift_rot
2020-06-04 Luke Kenneth... use common TestCase in alu
2020-06-04 Luke Kenneth... move TestCase to common location
2020-06-04 Luke Kenneth... move reg setup to earlier in test
2020-06-04 Luke Kenneth... comment out wrflag as it should already be in the fu...
2020-06-04 Luke Kenneth... test against Logical (hard-coded change)
2020-06-04 Luke Kenneth... add first cut at test core
2020-06-04 Luke Kenneth... sync onto fu.go_wr_i otherwise a loop occurs
2020-06-04 Luke Kenneth... add rdmask and issue/busy setting
2020-06-04 Luke Kenneth... remove unneeded imports
2020-06-04 Luke Kenneth... use copy of FHDLTestCase
2020-06-04 Luke Kenneth... connect up write-ports from Regfiles to FUs
2020-06-04 Luke Kenneth... docstring for AllFunctionUnits
2020-06-04 Luke Kenneth... missing a fastregs write-port
2020-06-04 Luke Kenneth... update docstring on simple/core.py
2020-06-04 Luke Kenneth... move regfile/spec organiser to separate function
2020-06-04 Luke Kenneth... mention convenience variables
2020-06-04 Luke Kenneth... rename trap to use convenience variables
2020-06-04 colepoirierUndo damage done by deleting VHDL microwatt comments,
2020-06-04 Luke Kenneth... collate fu-enable signals
2020-06-04 Luke Kenneth... connect up Function Unit operand subsets
2020-06-03 Luke Kenneth... forgot to add in rdflag enable
2020-06-03 Luke Kenneth... whoops, regfiles are uppercase
2020-06-03 Luke Kenneth... whoops needed a bit of a reorg of the data structure...
2020-06-03 Luke Kenneth... hmmm got naming wrong in regfile-fu connectivity
2020-06-03 Luke Kenneth... whoops names of regfiles are lower-case
2020-06-03 Luke Kenneth... munge/redirect the regfile port based on the naming
2020-06-03 Luke Kenneth... connect read-enable and src_i to regfile ports
2020-06-03 Luke Kenneth... link up PriorityPickers on read channels
2020-06-03 Luke Kenneth... put rdspecs into a different dictionary
2020-06-03 Luke Kenneth... start putting a non-production core together,
2020-06-03 Luke Kenneth... add a simple core, not intended for production use
2020-06-03 Luke Kenneth... correct comments on regspec decode map
2020-06-03 Luke Kenneth... only select xer_xo if OE enabled
2020-06-03 Luke Kenneth... decide to elaborate Refiles *into* another class, rathe...
2020-06-03 Luke Kenneth... turn RegFiles into module, add all regfiles to it
2020-06-03 Luke Kenneth... add a simple class containing all FunctionUnits
2020-06-03 Tobias Platenmore work on proof_datamerger.py
2020-06-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2020-06-03 Luke Kenneth... add class containing all regfiles
2020-06-03 Luke Kenneth... whitespace
2020-06-03 Luke Kenneth... use common get_cu_inputs for CR unit tests
2020-06-03 Luke Kenneth... convert shift_rot tests to use common get_cu_inputs...
2020-06-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2020-06-03 Tobias Platenwhitespace fix for proof_datamerger.py
2020-06-03 Luke Kenneth... reorganise ALU tests, move get_cu_inputs function to...
2020-06-03 Luke Kenneth... worked out how to dynamically enable carry-in to ALU...
2020-06-03 Luke Kenneth... correct overflow-enable flags for rdmask specs in ALU
2020-06-03 Luke Kenneth... attempt to make carry-in and overflow-enable optional...
2020-06-03 Luke Kenneth... remove rdflags in pipe_data.py (redundant)
2020-06-03 Luke Kenneth... move over to using power_regspec_map.py from PowerDecod...
2020-06-03 Luke Kenneth... move obtaining simulator data into common function...
2020-06-03 Luke Kenneth... mention TODO on SPR regfile
2020-06-03 Cesar StraussCheck completion of the sub-processes
2020-06-03 colepoirierFixed missing nia.ok.eq(1) in OP_RFID
2020-06-03 colepoirierFixed merge conflict by using remote changes
2020-06-03 Luke Kenneth... tidyup branch. comments
2020-06-03 Luke Kenneth... convenience variables
2020-06-03 Luke Kenneth... FormX not FormXL
2020-06-03 Luke Kenneth... add bit more TODO
2020-06-03 Luke Kenneth... update submodule for ISA tables
2020-06-03 Luke Kenneth... convenience rename for spr pipe_data.py, consistent...
2020-06-03 Cesar StraussSimplify immediate check
next