2021-04-18 |
Luke Kenneth... | use correct arguments to litex build to create 4k srams... |
commit | commitdiff | tree |
2021-04-18 |
Luke Kenneth... | rename ls180sram4k to ls180 |
commit | commitdiff | tree |
2021-04-18 |
Luke Kenneth... | add full core variant including 4k sram of ls180 |
commit | commitdiff | tree |
2021-04-18 |
Luke Kenneth... | update libresoc.v, c4m-jtag fsm was renamed |
commit | commitdiff | tree |
2021-04-18 |
Luke Kenneth... | update libresoc.v, c4m-jtag fsm was renamed |
commit | commitdiff | tree |
2021-04-14 |
Luke Kenneth... | add an SRAM and wishbone to add test (makes it bigger) |
commit | commitdiff | tree |
2021-04-14 |
Luke Kenneth... | connect up boundary scan to inputs/outputs |
commit | commitdiff | tree |
2021-04-13 |
Luke Kenneth... | submodule update |
commit | commitdiff | tree |
2021-04-13 |
Luke Kenneth... | use METAL10 for topRoutingLayer |
commit | commitdiff | tree |
2021-04-13 |
Luke Kenneth... | whoops forgot settings.py |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | submodule update |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | set routingGauge manually |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | enable HFNS in adder |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | include (but do not use) FreePDK45 in experiments10 |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | different FreePDK45 experiments10 chip size |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | experimentation to get experiment10_verilog work with... |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | add FreePDK45 experiments10_verilog doDesign.py |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | add FreePDK45 variant of experiments10_verilog |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | update PLL signal output names |
commit | commitdiff | tree |
2021-04-12 |
Staf Verhaegen | doDesign.py: Disable SRAM placement |
commit | commitdiff | tree |
2021-04-12 |
Staf Verhaegen | Reduce core size. |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | rename sys_clk in adder test experiments10_verilog... |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | rename JTAG port in adder test experiments10_verilog... |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | back to "working" verilog add |
commit | commitdiff | tree |
2021-04-12 |
Luke Kenneth... | another attempt to get 100% completed route |
commit | commitdiff | tree |
2021-04-12 |
Staf Verhaegen | Right branch of c4m-pdk-freedpk45. |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | good grief, increasing ls180 core size to 70,000, 100... |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | increase core size to see if global routing can be... |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | whitespace cleanup |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | use auto-generated pinmux ioPadsSpecs |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | submodule conflict (update again) |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | use verilog version of ls180 in FreePDK_c4m45 |
commit | commitdiff | tree |
2021-04-11 |
Staf Verhaegen | Update c4m-pdk-freepdk45 submodule. |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | crank up the numbers (again) |
commit | commitdiff | tree |
2021-04-11 |
Staf Verhaegen | Wip of P&R of ls180 with C4M FreePDK45. |
commit | commitdiff | tree |
2021-04-11 |
Staf Verhaegen | experiments9: Ignore pinmux generated files. |
commit | commitdiff | tree |
2021-04-11 |
Staf Verhaegen | mksym.sh: Check exitence of alliance-check-toolkit |
commit | commitdiff | tree |
2021-04-11 |
Staf Verhaegen | Submodule for C4M FreePDK45 PDK release files. |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | crank up the numbers to see if routing completion can... |
commit | commitdiff | tree |
2021-04-11 |
Luke Kenneth... | increase katana tracks reserved |
commit | commitdiff | tree |
2021-04-10 |
Luke Kenneth... | use verilog for ls180 instead of ilang |
commit | commitdiff | tree |
2021-04-10 |
Luke Kenneth... | make VST names unique, for GHDL to cope |
commit | commitdiff | tree |
2021-04-09 |
Luke Kenneth... | sigh, broken experiment10_verilog |
commit | commitdiff | tree |
2021-04-09 |
Luke Kenneth... | whitespace |
commit | commitdiff | tree |
2021-04-09 |
Luke Kenneth... | whitespace cleanup |
commit | commitdiff | tree |
2021-04-09 |
Luke Kenneth... | pad name starts with p_ |
commit | commitdiff | tree |
2021-04-09 |
Luke Kenneth... | rename design of experiments10 to match ls180 chip... |
commit | commitdiff | tree |
2021-04-02 |
Luke Kenneth... | experiment with nmigen verilog generation |
commit | commitdiff | tree |
2021-04-01 |
Luke Kenneth... | update / refresh full core DFF |
commit | commitdiff | tree |
2021-04-01 |
Luke Kenneth... | update / refresh full core DFF |
commit | commitdiff | tree |
2021-04-01 |
Luke Kenneth... | run doChipFloorplan in experiments10 |
commit | commitdiff | tree |
2021-04-01 |
Luke Kenneth... | increase experiment10 JTAG tap width to 4 |
commit | commitdiff | tree |
2021-04-01 |
Luke Kenneth... | update submodule |
commit | commitdiff | tree |
2021-03-30 |
Luke Kenneth... | update 4k SRAM ls180.il |
commit | commitdiff | tree |
2021-03-30 |
Luke Kenneth... | add yosys version number |
commit | commitdiff | tree |
2021-03-29 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-03-29 |
Jean-Paul Chaput | Add a placeholder for the PLL in the doDesign.py for... |
commit | commitdiff | tree |
2021-03-29 |
Luke Kenneth... | Revert "enable high fanout in ls180 experiment9 doDesig... |
commit | commitdiff | tree |
2021-03-29 |
Luke Kenneth... | enable high fanout in ls180 experiment9 doDesign.py |
commit | commitdiff | tree |
2021-03-29 |
Luke Kenneth... | aaagh found bug in litex setup, 64 bit WB bus was truncated |
commit | commitdiff | tree |
2021-03-28 |
Luke Kenneth... | reduce SPR regfile size considerably |
commit | commitdiff | tree |
2021-03-28 |
Luke Kenneth... | reduce INT and FAST regfile sizes by sharing ports |
commit | commitdiff | tree |
2021-03-27 |
Luke Kenneth... | add missing floorplan function call |
commit | commitdiff | tree |
2021-03-27 |
Luke Kenneth... | hooray, corrected pinouts |
commit | commitdiff | tree |
2021-03-27 |
Luke Kenneth... | really weird error "unsupported direction for eint... |
commit | commitdiff | tree |
2021-03-23 |
Jean-Paul Chaput | Uodated doDesign for the latest ls180 (sram variant). |
commit | commitdiff | tree |
2021-03-22 |
Luke Kenneth... | increase DFF RAM size slightly |
commit | commitdiff | tree |
2021-03-22 |
Luke Kenneth... | add very small DFF srams variant |
commit | commitdiff | tree |
2021-03-22 |
Luke Kenneth... | create small dff with 4x 4k SRAMs |
commit | commitdiff | tree |
2021-03-22 |
Luke Kenneth... | ls180.il update |
commit | commitdiff | tree |
2021-03-22 |
Luke Kenneth... | argh pinmux generating bi-directional SDR DM when it... |
commit | commitdiff | tree |
2021-03-18 |
Luke Kenneth... | update ls180.il |
commit | commitdiff | tree |
2021-03-16 |
Luke Kenneth... | update submodule |
commit | commitdiff | tree |
2021-03-16 |
Luke Kenneth... | update ls180.il 4ksram with correct sdram connections |
commit | commitdiff | tree |
2021-03-16 |
Jean-Paul Chaput | Add experiment9/symbolic to test the multiple drivers... |
commit | commitdiff | tree |
2021-03-14 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-03-14 |
Jean-Paul Chaput | Adjusted doDesign.py scripts to use Chip.doChipFloorplan(). |
commit | commitdiff | tree |
2021-03-11 |
Luke Kenneth... | try alternative pad/core connection |
commit | commitdiff | tree |
2021-03-09 |
Jean-Paul Chaput | Forgot the Makefile, stupid! |
commit | commitdiff | tree |
2021-03-09 |
Jean-Paul Chaput | First working version of the Flexlib + P&R flow for... |
commit | commitdiff | tree |
2021-03-06 |
Luke Kenneth... | add blackbox SPBlock 4k SRAM module |
commit | commitdiff | tree |
2021-03-05 |
Luke Kenneth... | remove sram 4k wb bte/cti |
commit | commitdiff | tree |
2021-03-05 |
Luke Kenneth... | litex expects wishbone "err" signals, added to sram 4k |
commit | commitdiff | tree |
2021-03-05 |
Luke Kenneth... | rename sram_4k wishbone interface to actually like... |
commit | commitdiff | tree |
2021-03-05 |
Jean-Paul Chaput | Added support files for ls180+SRAM on TSMC 180nm. |
commit | commitdiff | tree |
2021-03-03 |
Luke Kenneth... | add blackbox attribute manually to SPBlock_512W64B8W |
commit | commitdiff | tree |
2021-03-02 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-03-02 |
Jean-Paul Chaput | First working power plane in experiment12. |
commit | commitdiff | tree |
2021-02-20 |
Luke Kenneth... | add 4k sram build |
commit | commitdiff | tree |
2021-02-20 |
Luke Kenneth... | increase core size to 50000 (DFF SRAMs) |
commit | commitdiff | tree |
2021-02-20 |
Luke Kenneth... | expand core size to 28000 |
commit | commitdiff | tree |
2021-02-17 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-02-17 |
Jean-Paul Chaput | First working integration of a SRAM block. |
commit | commitdiff | tree |
2021-02-02 |
Luke Kenneth... | whitespace |
commit | commitdiff | tree |
2021-02-02 |
Luke Kenneth... | whitespace |
commit | commitdiff | tree |
2021-02-01 |
Jean-Paul Chaput | Netlist integration of the SRAM OK. Layout in progress. |
commit | commitdiff | tree |
2021-01-28 |
Jean-Paul Chaput | Working bench design with SRAM in top block. |
commit | commitdiff | tree |
2021-01-27 |
Jean-Paul Chaput | Merge branch 'master' of ssh://libre-riscv.org:922... |
commit | commitdiff | tree |
2021-01-27 |
Jean-Paul Chaput | Pinmux loading is now integrated in Coriolis. |
commit | commitdiff | tree |
2021-01-15 |
Luke Kenneth... | add new Memory experiments13 ls180-24jan2020 |
commit | commitdiff | tree |
next |