projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Allow the formal engine to perform a same-cycle result in the ALU
[soc.git] / src / soc / litex / florent
2022-08-14 Luke Kenneth Casso... add get_fpregs stub function to HDLstate commit | commitdiff
2022-03-29 Luke Kenneth Casso... self.comb does not exist, comb is a local temp-var... commit | commitdiff
2022-03-29 Raptor Engineering... Add initial integration for OpenCores 10/100 Ethernet MAC commit | commitdiff
2021-11-13 Luke Kenneth Casso... update submodule to make ngi pointer router pinouts commit | commitdiff
2021-10-10 Luke Kenneth Casso... replace PartitionedSignal with SimdSignal commit | commitdiff
2021-10-08 Luke Kenneth Casso... Merge branch 'pr' from nix-soc commit | commitdiff
2021-09-26 Las SafinAdd script for loading Libre-SOC onto Versa ECP5 board! commit | commitdiff
2021-09-25 Las SafinMerge remote-tracking branch 'upstream/master' into pr commit | commitdiff
2021-09-25 Las SafinUpdate libresoc-litex submodule commit | commitdiff
2021-09-25 Las SafinUpdate libresoc-litex submodule commit | commitdiff
2021-09-19 Las SafinAdd ppc64le cross compiler commit | commitdiff
2021-06-10 Luke Kenneth Casso... whoops Popcount datalen too big (wasted bits). reduce commit | commitdiff
2021-06-09 Luke Kenneth Casso... git submodule update commit | commitdiff
2021-06-09 Luke Kenneth Casso... disconnect pll clock, connected in peripheral interconnect commit | commitdiff
2021-06-03 Luke Kenneth Casso... no, do not assign clock to clock! commit | commitdiff
2021-05-26 Luke Kenneth Casso... remove err feature from sram4k wb commit | commitdiff
2021-05-26 Luke Kenneth Casso... add ldst PortInterface misalign unit test (underway) commit | commitdiff
2021-05-24 Luke Kenneth Casso... change name of submodule to real_pll commit | commitdiff
2021-05-24 Luke Kenneth Casso... match up PLL names commit | commitdiff
2021-05-22 Luke Kenneth Casso... update submodule commit | commitdiff
2021-05-09 Luke Kenneth Casso... git submodule update commit | commitdiff
2021-04-23 Luke Kenneth Casso... submodule update commit | commitdiff
2021-04-18 Luke Kenneth Casso... give spblock512 a name as a submodule commit | commitdiff
2021-04-18 Luke Kenneth Casso... rename SPBlock_512W64B8W to lowercase commit | commitdiff
2021-04-18 Luke Kenneth Casso... submodule update commit | commitdiff
2021-04-18 Luke Kenneth Casso... submodule update commit | commitdiff
2021-04-18 Luke Kenneth Casso... submodule update commit | commitdiff
2021-04-16 Luke Kenneth Casso... submodule update commit | commitdiff
2021-04-08 Luke Kenneth Casso... submodule update commit | commitdiff
2021-04-06 Luke Kenneth Casso... git submodule update commit | commitdiff
2021-04-05 Luke Kenneth Casso... litex submodule update commit | commitdiff
2021-04-01 Luke Kenneth Casso... git submodule update commit | commitdiff
2021-04-01 Luke Kenneth Casso... add soc-cocotb-sim submodule commit | commitdiff
2021-04-01 Luke Kenneth Casso... submodule update commit | commitdiff
2021-04-01 Staf Verhaegenlibresoc-litex submodule update commit | commitdiff
2021-04-01 Staf Verhaegenlibresoc-litex submodule update commit | commitdiff
2021-03-30 Alain D D WilliamsMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff
2021-03-30 Luke Kenneth Casso... corrections to Makefile for building / not-building... commit | commitdiff
2021-03-29 Luke Kenneth Casso... update submodule commit | commitdiff
2021-03-28 Luke Kenneth Casso... reduce regfile port usage on non-svp64 commit | commitdiff
2021-03-22 Luke Kenneth Casso... add very small dff sram variant (no 4k SRAMs) commit | commitdiff
2021-03-13 Luke Kenneth Casso... include SVSTATE in namespace, passing to ISACaller commit | commitdiff
2021-03-12 Luke Kenneth Casso... remove old code commit | commitdiff
2021-03-06 Luke Kenneth Casso... add SPBlock_512W64B8W.v blackbox file commit | commitdiff
2021-03-05 Luke Kenneth Casso... remove sram4k wishbone bte/cti in litex interconnect commit | commitdiff
2021-02-20 Luke Kenneth Casso... add litex wishbone interconnect to 4x 4k SRAMs commit | commitdiff
2020-12-06 Luke Kenneth Casso... attempt to split into two separate GPIO banks due to... commit | commitdiff
2020-12-03 Luke Kenneth Casso... put ls180 litex bus width back to 32 bit temporarily commit | commitdiff
2020-12-03 Luke Kenneth Casso... argh issue with yosys ABC commit | commitdiff
2020-12-03 Luke Kenneth Casso... add 3 more 4k SRAMs, change WB bus width to 64 in ls180... commit | commitdiff
2020-11-22 Luke Kenneth Casso... simplify litex-core wishbone interfaces commit | commitdiff
2020-11-14 Luke Kenneth Casso... sigh, direction wrong in IOtypes litex core commit | commitdiff
2020-11-13 Luke Kenneth Casso... reduce number of nc in ls180 to 24 commit | commitdiff
2020-11-13 Luke Kenneth Casso... reduce clkcsel ls180 width (2 pins), rename pll_18... commit | commitdiff
2020-11-13 Luke Kenneth Casso... rename and add pll lock signal to ls180 commit | commitdiff
2020-11-13 Luke Kenneth Casso... rename ls180 litex pll_48 output to pll_18 commit | commitdiff
2020-11-13 Luke Kenneth Casso... remove io_in/out now it is not needed for niolib commit | commitdiff
2020-11-10 Luke Kenneth Casso... add build commands to Makefile for versa ecp5 commit | commitdiff
2020-11-06 Luke Kenneth Casso... sigh sorting out litex pin-connections to sdram commit | commitdiff
2020-11-04 Luke Kenneth Casso... move back to 3.3v on X3 VERSA ECP5 connector commit | commitdiff
2020-11-03 Luke Kenneth Casso... swap jtag pinorder to match ulx3s commit | commitdiff
2020-11-03 Luke Kenneth Casso... change LVCMOS level on versa ecp5 jtag to 2.5v commit | commitdiff
2020-10-31 Cole Poirierversa_ecp5.py add 4 arbitrarily assigned gpio pins... commit | commitdiff
2020-10-30 Luke Kenneth Casso... add JTAG extension to versa_ecp5 then we can use it commit | commitdiff
2020-10-21 Cole Poirierversa_ecp5 adds ability to build and load for ulx3s85f... commit | commitdiff
2020-10-15 Luke Kenneth Casso... add commented-out connection to JTAG in ECP5 litex commit | commitdiff
2020-10-15 Luke Kenneth Casso... add extra variant to litex core commit | commitdiff
2020-10-15 Luke Kenneth Casso... syntax error commit | commitdiff
2020-10-15 Luke Kenneth Casso... disable gpio in litex core commit | commitdiff
2020-10-15 Luke Kenneth Casso... enable/disable litex irqs based on variant name commit | commitdiff
2020-10-12 Cole Poirierlitex/florent/versa_ecp5.py add arg --fpga [versa_ecp5... commit | commitdiff
2020-10-12 Cole Poirieradd tested working fpga compile/build/load file for... commit | commitdiff
2020-10-11 Luke Kenneth Casso... record commands for building ECP5 commit | commitdiff
2020-10-10 Cole Poirierflorent/versa_ecp5.py remove uneccessary imports, speci... commit | commitdiff
2020-10-06 Luke Kenneth Casso... add sdr bypass routing via JTAG boundary scan commit | commitdiff
2020-10-04 Luke Kenneth Casso... significant reorg of the litex pinspecs to use pinmux... commit | commitdiff
2020-10-04 Luke Kenneth Casso... remove ls180io import commit | commitdiff
2020-10-04 Luke Kenneth Casso... move ls180io.py back into ls180.py commit | commitdiff
2020-10-03 Luke Kenneth Casso... allow i2c to be routed via JTAG commit | commitdiff
2020-10-03 Luke Kenneth Casso... nope. put it back and connect to platform pads in... commit | commitdiff
2020-10-03 Luke Kenneth Casso... move iopad litex creation to ls180soc.py commit | commitdiff
2020-10-01 Luke Kenneth Casso... add clksel, pll to ls180 commit | commitdiff
2020-09-30 Luke Kenneth Casso... add I2C into ls180 commit | commitdiff
2020-09-30 Luke Kenneth Casso... add ASIC version of I2C Master commit | commitdiff
2020-09-28 Luke Kenneth Casso... reduce not-connected IO pins commit | commitdiff
2020-09-28 Luke Kenneth Casso... connect SDRAM dqm to wrdata_mask commit | commitdiff
2020-09-28 Luke Kenneth Casso... lots of sorting out iopads commit | commitdiff
2020-09-28 Luke Kenneth Casso... rewrite ilang file after litex ls180 build commit | commitdiff
2020-09-27 Luke Kenneth Casso... add Makefile for creating ls180.il commit | commitdiff
2020-09-26 Luke Kenneth Casso... DMI-to-JTAG needed to be "sync" to get ack/resp right commit | commitdiff
2020-09-26 Luke Kenneth Casso... try svf test of DMI MSR commit | commitdiff
2020-09-26 Luke Kenneth Casso... add ls180io.py commit | commitdiff
2020-09-26 Luke Kenneth Casso... get openocd svf test running, replicating jtag test commit | commitdiff
2020-09-26 Luke Kenneth Casso... add openocd configs commit | commitdiff
2020-09-26 Luke Kenneth Casso... reduce sdram pins to smaller address and only 1 cs_n commit | commitdiff
2020-09-26 Luke Kenneth Casso... only enable pads connections for ls180 for now commit | commitdiff
2020-09-24 Luke Kenneth Casso... do not have to use uart_litex gpio_litex names commit | commitdiff
2020-09-24 Luke Kenneth Casso... enable GPIO pads through C4M JTAG commit | commitdiff
2020-09-24 Luke Kenneth Casso... c4m iopad integration working commit | commitdiff
2020-09-23 Luke Kenneth Casso... cs_n and cke in sdram need to match in length commit | commitdiff
next