2021-09-23 |
Luke Kenneth Casso... | add option to run ISACaller Sim (or not) |
tree | commitdiff |
2021-09-23 |
Luke Kenneth Casso... | add a new run_hdl parameter to TestRunner |
tree | commitdiff |
2021-09-22 |
Luke Kenneth Casso... | completely borked python segfault, workaround to copy... |
tree | commitdiff |
2021-09-22 |
Luke Kenneth Casso... | add test of expected results against last sim state |
tree | commitdiff |
2021-09-22 |
Luke Kenneth Casso... | whoops broken run_sim_state function |
tree | commitdiff |
2021-09-22 |
Luke Kenneth Casso... | split out HDL from Simulator into separate functions |
tree | commitdiff |
2021-09-22 |
Luke Kenneth Casso... | split out HDL test from Simulator test, |
tree | commitdiff |
2021-09-22 |
Luke Kenneth Casso... | alter setup_tst_memory to take a test.mem rather than... |
tree | commitdiff |
2021-09-22 |
Luke Kenneth Casso... | whoops forgot to do with self.subTest() |
tree | commitdiff |
2021-09-21 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
tree | commitdiff |
2021-09-21 |
klehman | changed test_runner to use state mem compare |
tree | commitdiff |
2021-09-21 |
klehman | changed over to use state mem compare |
tree | commitdiff |
2021-09-21 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
tree | commitdiff |
2021-09-21 |
Luke Kenneth Casso... | convert HDLState.get_mem() to a dictionary of memory... |
tree | commitdiff |
2021-09-20 |
Luke Kenneth Casso... | use get_l0_mem in HDLState to get memory data |
tree | commitdiff |
2021-09-18 |
Luke Kenneth Casso... | allow individual unit tests to be named in test_issuer.py |
tree | commitdiff |
2021-09-18 |
Luke Kenneth Casso... | always store full memory state (including zeros) |
tree | commitdiff |
2021-09-18 |
klehman | added get_mem |
tree | commitdiff |
2021-09-17 |
Luke Kenneth Casso... | update comments |
tree | commitdiff |
2021-09-16 |
Luke Kenneth Casso... | moving teststate_check_regs written by klehman into... |
tree | commitdiff |
2021-09-15 |
isengaara | Merge branch 'master' of ssh://git.libre-riscv.org... |
tree | commitdiff |
2021-09-14 |
Luke Kenneth Casso... | convert to using TestState and State after moving to... |
tree | commitdiff |
2021-09-14 |
klehman | factory add and intro doc string |
tree | commitdiff |
2021-09-12 |
Luke Kenneth Casso... | use log instead of print |
tree | commitdiff |
2021-09-12 |
Luke Kenneth Casso... | code comments |
tree | commitdiff |
2021-09-12 |
Luke Kenneth Casso... | create new function teststate_check_regs which is calle... |
tree | commitdiff |
2021-09-12 |
klehman | changes to utilize full teststate class |
tree | commitdiff |
2021-09-12 |
klehman | added compare function |
tree | commitdiff |
2021-09-12 |
klehman | added factory function for test class creation |
tree | commitdiff |
2021-09-10 |
klehman | implement base class in state class |
tree | commitdiff |
2021-09-10 |
klehman | changes made to utilize teststate class |
tree | commitdiff |
2021-09-10 |
Luke Kenneth Casso... | update explanatory comments on LD/ST exception handling |
tree | commitdiff |
2021-09-09 |
klehman | made sim into generators and some uniformity changes |
tree | commitdiff |
2021-09-09 |
klehman | finished remaining hdl items |
tree | commitdiff |
2021-09-09 |
klehman | HDL int reg added |
tree | commitdiff |
2021-09-09 |
klehman | more sim class registers add |
tree | commitdiff |
2021-09-08 |
Cesar Strauss | Monitor exceptions, re-decoding the instruction in... |
tree | commitdiff |
2021-09-08 |
klehman | initial commit of sim state class |
tree | commitdiff |
2021-09-08 |
Cesar Strauss | Monitor the exception input to PowerDecoder2 |
tree | commitdiff |
2021-09-07 |
Luke Kenneth Casso... | fun fixing of get_core_hdl_regs, "yield from" |
tree | commitdiff |
2021-09-07 |
Luke Kenneth Casso... | move functions to above where they are called |
tree | commitdiff |
2021-09-07 |
klehman | breakout of register collection and compare |
tree | commitdiff |
2021-09-07 |
Cesar Strauss | Fix typo. |
tree | commitdiff |
2021-09-07 |
Luke Kenneth Casso... | add TODO code-comments |
tree | commitdiff |
2021-09-07 |
Luke Kenneth Casso... | whitespace, add bug ref number to test API |
tree | commitdiff |
2021-08-29 |
Luke Kenneth Casso... | unnecessary signal rename ivalid_i to ii_valid (reverting) |
tree | commitdiff |
2021-08-24 |
Luke Kenneth Casso... | replace data_o with o_data and data_i with i_data as... |
tree | commitdiff |
2021-08-24 |
Luke Kenneth Casso... | big rename, global/search/replace of ready_o with o_rea... |
tree | commitdiff |
2021-08-17 |
Cesar Strauss | Enable LD/ST exception test case |
tree | commitdiff |
2021-08-16 |
Cesar Strauss | Adjust PortInterface traces according to MMU option |
tree | commitdiff |
2021-08-16 |
Tobias Platen | add WIP DCBZTestCase |
tree | commitdiff |
2021-08-01 |
Jonathan Neuschäfer | import setup_i_memory from soc.simple.test.test_runner |
tree | commitdiff |
2021-08-01 |
Jonathan Neuschäfer | soc.simple.test: Rename setup_test_memory to avoid... |
tree | commitdiff |
2021-07-24 |
Tobias Platen | add test_issuer_dcache.py |
tree | commitdiff |
2021-07-15 |
Luke Kenneth Casso... | update TestRunner, SVSTATE is now a class that inherits... |
tree | commitdiff |
2021-07-14 |
Luke Kenneth Casso... | update SVSTATE to 64 bit length (fortunately very easy) |
tree | commitdiff |
2021-07-12 |
Luke Kenneth Casso... | use standard create_pdecode in TestRunner |
tree | commitdiff |
2021-07-12 |
Luke Kenneth Casso... | use default decoder, do not pass one in. |
tree | commitdiff |
2021-07-11 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
tree | commitdiff |
2021-07-10 |
Cesar Strauss | Show some usage of PortInterface in action |
tree | commitdiff |
2021-06-24 |
Luke Kenneth Casso... | propagate new use_svp64_ldst_dec mode through TestCore... |
tree | commitdiff |
2021-06-24 |
Luke Kenneth Casso... | add an explicit PowerDecoder.is_svp64_mode flag to... |
tree | commitdiff |
2021-06-09 |
Luke Kenneth Casso... | disconnect pll clock, connected in peripheral interconnect |
tree | commitdiff |
2021-06-09 |
Luke Kenneth Casso... | add in/out of ref_clk and pllclk_clk when PLL enabled |
tree | commitdiff |
2021-06-03 |
Luke Kenneth Casso... | comment out domains that have already been created |
tree | commitdiff |
2021-06-03 |
Luke Kenneth Casso... | no, do not assign clock to clock! |
tree | commitdiff |
2021-06-03 |
Luke Kenneth Casso... | sort out PLL domains but bypass PLL due to lack of... |
tree | commitdiff |
2021-06-03 |
Luke Kenneth Casso... | use DomainRenamer on all sub-components of TestIssuer |
tree | commitdiff |
2021-06-03 |
Luke Kenneth Casso... | make core_rst a member of TestIssuerInternal |
tree | commitdiff |
2021-05-27 |
Luke Kenneth Casso... | adjust PLL connections looking for coriolis2 issue |
tree | commitdiff |
2021-05-26 |
Luke Kenneth Casso... | arse. PLL test_issuer clk_sel_i accidentally only 1... |
tree | commitdiff |
2021-05-26 |
Luke Kenneth Casso... | remove err feature from sram4k wb |
tree | commitdiff |
2021-05-26 |
Luke Kenneth Casso... | rename PLL signals |
tree | commitdiff |
2021-05-24 |
Luke Kenneth Casso... | match up PLL names |
tree | commitdiff |
2021-05-22 |
Cesar Strauss | Move the reset code outside of the sub-test |
tree | commitdiff |
2021-05-22 |
Luke Kenneth Casso... | update PLL to use Instance |
tree | commitdiff |
2021-05-13 |
Luke Kenneth Casso... | update comments in issuer.py regarding a 4th FSM |
tree | commitdiff |
2021-05-12 |
Luke Kenneth Casso... | bit of a hack to get test_mmu_dcache_pi.py operational. |
tree | commitdiff |
2021-05-10 |
Luke Kenneth Casso... | add block for MMU activation to LoadStore1 |
tree | commitdiff |
2021-05-09 |
Luke Kenneth Casso... | add comments in LoadStore1 |
tree | commitdiff |
2021-05-09 |
Luke Kenneth Casso... | add comment about LD/ST exception needs copying into... |
tree | commitdiff |
2021-05-09 |
Luke Kenneth Casso... | run LD/ST Exception test case for MMU |
tree | commitdiff |
2021-05-07 |
Luke Kenneth Casso... | how we managed to get this far without noticing that... |
tree | commitdiff |
2021-05-07 |
Luke Kenneth Casso... | whoops setup of core.sv_pred_sm/dm not indented and... |
tree | commitdiff |
2021-05-06 |
Luke Kenneth Casso... | whoops disabled tests agaaaaain |
tree | commitdiff |
2021-05-06 |
Luke Kenneth Casso... | pass relevant predicate mask bits through to Decoders... |
tree | commitdiff |
2021-05-06 |
Luke Kenneth Casso... | add in predicate mask bit detection when zeroing is... |
tree | commitdiff |
2021-05-06 |
Luke Kenneth Casso... | pass SVP64 ReMap field through to core and then on... |
tree | commitdiff |
2021-05-06 |
Luke Kenneth Casso... | moved exts* SVP64 unit tests to a different location |
tree | commitdiff |
2021-05-05 |
Luke Kenneth Casso... | whoops wrong signal name, set exc_happened |
tree | commitdiff |
2021-05-04 |
Luke Kenneth Casso... | whoops disabled some test_issuer group tests |
tree | commitdiff |
2021-05-04 |
Luke Kenneth Casso... | new fast3 needs to be remapped to fast1 port in "reduce... |
tree | commitdiff |
2021-05-04 |
Luke Kenneth Casso... | add TODO comments and cross-reference to bug |
tree | commitdiff |
2021-05-04 |
Luke Kenneth Casso... | note a way to see if an exception happened, in TestIssuer |
tree | commitdiff |
2021-05-04 |
Luke Kenneth Casso... | code-comments for LDSTCompUnit |
tree | commitdiff |
2021-05-01 |
Luke Kenneth Casso... | enable issuer_verilog.py to generate new MMU/DCache... |
tree | commitdiff |
2021-05-01 |
Luke Kenneth Casso... | send a DMI RESET at the end of the test. |
tree | commitdiff |
2021-05-01 |
Luke Kenneth Casso... | store data in microwatt dcache goes in one cycle AFTER... |
tree | commitdiff |
2021-05-01 |
Luke Kenneth Casso... | add LD/ST cases to MMU, which should all still work |
tree | commitdiff |
2021-05-01 |
Luke Kenneth Casso... | add MMUTestCaseROM |
tree | commitdiff |
next |