rename sys_clk in adder test experiments10_verilog (success compile)