git.libre-soc.org Git - soc.git/search

2020-09-08	Luke Kenneth Casson...	add cxxsim option	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	use PowerDecoderSubsets for FUs, except for TRAP which...	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	add per-FU PowerDecoders. should now be subsettable	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	create eq_from function based on eq_from_execute1	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	debug print statement in eq_from_execute	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	oe_ok renamed to oe, needed in regspec_decode_read	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	add insn and fn_unit to CompLDSTOpSubset	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	add pspec and opsubsetkls to CompUnits	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	make immediate decoding optional on-demand	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	whoops spelling mistake outOut_carry not outPut_carry	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	convert mul test to use Power Decode subset	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	convert shift_rot to subset decoder	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	convert branch test to PowerDecodeSubset form	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	convert CR to PowerDecodeSubset format	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	bit of a big reorg of data structures	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	split out PowerDecode2 into PowerDecodeSubset	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	large stack of moving stuff around in dcache	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	adjust indentation of dcache_slow	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	more dcache translation	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	add start on cache_ram.vhdl to nmigen conversion	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	more dcache translation	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	allow Decode2ToExecute1Type to take an opkls argument	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	whoops truncated the mb and me fields	commit \| commitdiff \| tree
2020-09-07	Luke Kenneth Casson...	minor reorg on PowerDecoder	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	comment, nothing unusual when Trap Type is DEC	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	decoder immediate b split out to DecodeBImm	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	decoder immediate a split out to DecodeAImm	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add row subset selector for PowerDecode.	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add row_subset (doesnt do anything yet)	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	pass col_subset throughout PowerDecoder	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	reorganise PowerOp to be dynamic	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	reorg of PowerOp to be able to dynamically subset it	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	grr, autopep8 messing up	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	copy dec SPR into decoder cur_state	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add reset option to Register	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	wark-wark, fast regs is binary-addressed	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add unit test for slow SPRs (SPRG0/1)	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	minor code-munge on SPR-to-FAST mapping	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	use with subTest in spr unit test	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	redo generation of microwatt.v from litex	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add comments for DEC / TB	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add a DEC/TB FSM to TestIssuer	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	move DEC and TB from StateRegs to FastRegs for several...	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add DEC SPR to CoreState and PowerDecoder, activate...	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add DEC and TB to State regfile	commit \| commitdiff \| tree
2020-09-06	Luke Kenneth Casson...	add DEC/TB SPRs to spr pipeline	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	add comments on MSR read	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	move GPIO IRQ to 15 to match microwatt modifications	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	hmmm XICS data being asserted on wb bus for too long	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	argh missed a VHDL "&" translating to Cat	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	reduce XICS address lookup by 2 bits	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	MSR read in INSN_READ only occurs for 1 cycle	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	sync on ICP eint	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	connect XICS core irq to Decode2 eint	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	whoops, combinatorial loop on pending_priority	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	use stbcix in test	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	XICS addresses in words: divide by 4	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	whoops, ICS in litex sim needs to be 0x1000 size region	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	add lwzcix unit test	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	increase wishbone address width to 29 for xics and...	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	submodule update	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	add simple GPIO wishbone bus to litex sim.py	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	add stbcix and lwzcix to power_enum list	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	add simple GPIO peripheral to verilog TestIssuer	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	move wb read/write to separate util test library and...	commit \| commitdiff \| tree
2020-09-05	Luke Kenneth Casson...	add simple wishbone GPIO peripheral	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	add sld test with RB=64 to see what happens	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	reduce CSR data width to 8 as an experiment	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	add UART reserved IRQ @ 0	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	add XICS memory regions, shrink litex CSR memmap size...	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	adding XICS wb slave devices to litex sim	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	bring out XICS ICS interrupt levels so that they can...	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	adding option to include XICS external interrupts.	commit \| commitdiff \| tree
2020-09-04	Luke Kenneth Casson...	add means to run hello_world.bin under simulation	commit \| commitdiff \| tree
2020-09-03	Luke Kenneth Casson...	do more on dcache conversion	commit \| commitdiff \| tree
2020-09-03	Luke Kenneth Casson...	testing microwatt 3.bin (2.bin ok)	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	when mtocrf FXM is 0, the CR has to be set to CR7	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	fix bug in cmpli (and cmplw)	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	sign-extend lhax needs 16-64, separate from lwax which...	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	add bc ctr regression test when CTR=0 and CTR=1	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	update submodule	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	bug in carry32 handling in OP_CMP	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	add cmpl regression test (one binary, one assembly)	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	add cmpl microwatt 1.bin test, cmpl	commit \| commitdiff \| tree
2020-09-02	Luke Kenneth Casson...	series of extensive modifications to fix long-standing...	commit \| commitdiff \| tree
2020-08-31	Luke Kenneth Casson...	add XER to fastregs and "construct" it in mfspr/mtspr	commit \| commitdiff \| tree
2020-08-30	Luke Kenneth Casson...	redo OP_CMP based on microwatt. L=1 had been ignored	commit \| commitdiff \| tree
2020-08-30	Luke Kenneth Casson...	reversal of FXM mask for one-hot selection in OP_MTCR...	commit \| commitdiff \| tree
2020-08-30	Luke Kenneth Casson...	working on dcache.py	commit \| commitdiff \| tree
2020-08-30	Luke Kenneth Casson...	tidyup on mul proof	commit \| commitdiff \| tree
2020-08-30	Luke Kenneth Casson...	set mul post_stage o.ok only when needed, and fix xer_so...	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	minor code-shuffle, comments	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	slowly morphing towards using an XER bit-field selector...	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	break down XER into flags	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	add XER read via DMI interface to sim.py	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	add hack to get at XER through DMI interface	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	submodule update	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	yep disable OE for MULH64/32 and EXTS and CNTZ	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	investigating CR mtocrf / mfocrf	commit \| commitdiff \| tree
2020-08-29	Luke Kenneth Casson...	add additional CR regression tests	commit \| commitdiff \| tree
next

RSS Atom