| 2021-04-18 |
Luke Kenneth Casson... | update libresoc.v, c4m-jtag fsm was renamed
|
commit | commitdiff | tree |
| 2021-04-18 |
Luke Kenneth Casson... | update libresoc.v, c4m-jtag fsm was renamed
|
commit | commitdiff | tree |
| 2021-04-14 |
Luke Kenneth Casson... | add an SRAM and wishbone to add test (makes it bigger)
|
commit | commitdiff | tree |
| 2021-04-14 |
Luke Kenneth Casson... | connect up boundary scan to inputs/outputs
|
commit | commitdiff | tree |
| 2021-04-13 |
Luke Kenneth Casson... | submodule update
|
commit | commitdiff | tree |
| 2021-04-13 |
Luke Kenneth Casson... | use METAL10 for topRoutingLayer
|
commit | commitdiff | tree |
| 2021-04-13 |
Luke Kenneth Casson... | whoops forgot settings.py
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | submodule update
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | set routingGauge manually
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | enable HFNS in adder
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | include (but do not use) FreePDK45 in experiments10
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | different FreePDK45 experiments10 chip size
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | experimentation to get experiment10_verilog work with...
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | add FreePDK45 experiments10_verilog doDesign.py
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | add FreePDK45 variant of experiments10_verilog
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | update PLL signal output names
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | rename sys_clk in adder test experiments10_verilog...
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | rename JTAG port in adder test experiments10_verilog...
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | back to "working" verilog add
|
commit | commitdiff | tree |
| 2021-04-12 |
Luke Kenneth Casson... | another attempt to get 100% completed route
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | good grief, increasing ls180 core size to 70,000, 100...
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | increase core size to see if global routing can be...
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | whitespace cleanup
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | use auto-generated pinmux ioPadsSpecs
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | submodule conflict (update again)
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | use verilog version of ls180 in FreePDK_c4m45
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | crank up the numbers (again)
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | crank up the numbers to see if routing completion can...
|
commit | commitdiff | tree |
| 2021-04-11 |
Luke Kenneth Casson... | increase katana tracks reserved
|
commit | commitdiff | tree |
| 2021-04-10 |
Luke Kenneth Casson... | use verilog for ls180 instead of ilang
|
commit | commitdiff | tree |
| 2021-04-10 |
Luke Kenneth Casson... | make VST names unique, for GHDL to cope
|
commit | commitdiff | tree |
| 2021-04-09 |
Luke Kenneth Casson... | sigh, broken experiment10_verilog
|
commit | commitdiff | tree |
| 2021-04-09 |
Luke Kenneth Casson... | whitespace
|
commit | commitdiff | tree |
| 2021-04-09 |
Luke Kenneth Casson... | whitespace cleanup
|
commit | commitdiff | tree |
| 2021-04-09 |
Luke Kenneth Casson... | pad name starts with p_
|
commit | commitdiff | tree |
| 2021-04-09 |
Luke Kenneth Casson... | rename design of experiments10 to match ls180 chip...
|
commit | commitdiff | tree |
| 2021-04-02 |
Luke Kenneth Casson... | experiment with nmigen verilog generation
|
commit | commitdiff | tree |
| 2021-04-01 |
Luke Kenneth Casson... | update / refresh full core DFF
|
commit | commitdiff | tree |
| 2021-04-01 |
Luke Kenneth Casson... | update / refresh full core DFF
|
commit | commitdiff | tree |
| 2021-04-01 |
Luke Kenneth Casson... | run doChipFloorplan in experiments10
|
commit | commitdiff | tree |
| 2021-04-01 |
Luke Kenneth Casson... | increase experiment10 JTAG tap width to 4
|
commit | commitdiff | tree |
| 2021-04-01 |
Luke Kenneth Casson... | update submodule
|
commit | commitdiff | tree |
| 2021-03-30 |
Luke Kenneth Casson... | update 4k SRAM ls180.il
|
commit | commitdiff | tree |
| 2021-03-30 |
Luke Kenneth Casson... | add yosys version number
|
commit | commitdiff | tree |
| 2021-03-29 |
Luke Kenneth Casson... | Revert "enable high fanout in ls180 experiment9 doDesign.py"
|
commit | commitdiff | tree |
| 2021-03-29 |
Luke Kenneth Casson... | enable high fanout in ls180 experiment9 doDesign.py
|
commit | commitdiff | tree |
| 2021-03-29 |
Luke Kenneth Casson... | aaagh found bug in litex setup, 64 bit WB bus was truncated
|
commit | commitdiff | tree |
| 2021-03-28 |
Luke Kenneth Casson... | reduce SPR regfile size considerably
|
commit | commitdiff | tree |
| 2021-03-28 |
Luke Kenneth Casson... | reduce INT and FAST regfile sizes by sharing ports
|
commit | commitdiff | tree |
| 2021-03-27 |
Luke Kenneth Casson... | add missing floorplan function call
|
commit | commitdiff | tree |
| 2021-03-27 |
Luke Kenneth Casson... | hooray, corrected pinouts
|
commit | commitdiff | tree |
| 2021-03-27 |
Luke Kenneth Casson... | really weird error "unsupported direction for eint...
|
commit | commitdiff | tree |
| 2021-03-22 |
Luke Kenneth Casson... | increase DFF RAM size slightly
|
commit | commitdiff | tree |
| 2021-03-22 |
Luke Kenneth Casson... | add very small DFF srams variant
|
commit | commitdiff | tree |
| 2021-03-22 |
Luke Kenneth Casson... | create small dff with 4x 4k SRAMs
|
commit | commitdiff | tree |
| 2021-03-22 |
Luke Kenneth Casson... | ls180.il update
|
commit | commitdiff | tree |
| 2021-03-22 |
Luke Kenneth Casson... | argh pinmux generating bi-directional SDR DM when it...
|
commit | commitdiff | tree |
| 2021-03-18 |
Luke Kenneth Casson... | update ls180.il
|
commit | commitdiff | tree |
| 2021-03-16 |
Luke Kenneth Casson... | update submodule
|
commit | commitdiff | tree |
| 2021-03-16 |
Luke Kenneth Casson... | update ls180.il 4ksram with correct sdram connections
|
commit | commitdiff | tree |
| 2021-03-11 |
Luke Kenneth Casson... | try alternative pad/core connection
|
commit | commitdiff | tree |
| 2021-03-06 |
Luke Kenneth Casson... | add blackbox SPBlock 4k SRAM module
|
commit | commitdiff | tree |
| 2021-03-05 |
Luke Kenneth Casson... | remove sram 4k wb bte/cti
|
commit | commitdiff | tree |
| 2021-03-05 |
Luke Kenneth Casson... | litex expects wishbone "err" signals, added to sram 4k
|
commit | commitdiff | tree |
| 2021-03-05 |
Luke Kenneth Casson... | rename sram_4k wishbone interface to actually like...
|
commit | commitdiff | tree |
| 2021-03-03 |
Luke Kenneth Casson... | add blackbox attribute manually to SPBlock_512W64B8W
|
commit | commitdiff | tree |
| 2021-02-20 |
Luke Kenneth Casson... | add 4k sram build
|
commit | commitdiff | tree |
| 2021-02-20 |
Luke Kenneth Casson... | increase core size to 50000 (DFF SRAMs)
|
commit | commitdiff | tree |
| 2021-02-20 |
Luke Kenneth Casson... | expand core size to 28000
|
commit | commitdiff | tree |
| 2021-02-02 |
Luke Kenneth Casson... | whitespace
|
commit | commitdiff | tree |
| 2021-02-02 |
Luke Kenneth Casson... | whitespace
|
commit | commitdiff | tree |
| 2021-01-15 |
Luke Kenneth Casson... | add new Memory experiments13
|
commit | commitdiff | tree |
| 2020-12-22 |
Luke Kenneth Casson... | add SPBlock_512W64B8W to memory.py
|
commit | commitdiff | tree |
| 2020-12-22 |
Luke Kenneth Casson... | rename to memory from add
|
commit | commitdiff | tree |
| 2020-12-22 |
Luke Kenneth Casson... | add copy of experiments4 to create memory example
|
commit | commitdiff | tree |
| 2020-12-04 |
Luke Kenneth Casson... | increase core size (again) to cope with DFFs currently...
|
commit | commitdiff | tree |
| 2020-12-04 |
Luke Kenneth Casson... | Revert "very weird bug where CoreToChip.buildChip cannot...
|
commit | commitdiff | tree |
| 2020-12-03 |
Luke Kenneth Casson... | very weird bug where CoreToChip.buildChip cannot find...
|
commit | commitdiff | tree |
| 2020-12-03 |
Luke Kenneth Casson... | increase size to 45,000 to cope with 3x extra SRAMs
|
commit | commitdiff | tree |
| 2020-12-03 |
Luke Kenneth Casson... | experiment adding 3x extra SRAMs back in but still...
|
commit | commitdiff | tree |
| 2020-12-03 |
Luke Kenneth Casson... | wtf does 32/64 bit bus have to do with gpio_o(8) disappearing??
|
commit | commitdiff | tree |
| 2020-12-03 |
Luke Kenneth Casson... | reduce mem width due to yosys bugs. sigh
|
commit | commitdiff | tree |
| 2020-12-03 |
Luke Kenneth Casson... | added 3 more 4k SRAMs
|
commit | commitdiff | tree |
| 2020-12-02 |
Luke Kenneth Casson... | increase size to 40,000
|
commit | commitdiff | tree |
| 2020-12-02 |
Luke Kenneth Casson... | begin random search for appropriate core size. start...
|
commit | commitdiff | tree |
| 2020-12-02 |
Luke Kenneth Casson... | add full core back in
|
commit | commitdiff | tree |
| 2020-11-30 |
Luke Kenneth Casson... | update submodule for ls180 pinmux, iopad vss/vdd inversion...
|
commit | commitdiff | tree |
| 2020-11-27 |
Luke Kenneth Casson... | add comment do not use build.sh
|
commit | commitdiff | tree |
| 2020-11-14 |
Luke Kenneth Casson... | update ls180 litex interfaces
|
commit | commitdiff | tree |
| 2020-11-14 |
Luke Kenneth Casson... | get rid of ibus/dbus/xics advanced wishbone tags
|
commit | commitdiff | tree |
| 2020-11-14 |
Luke Kenneth Casson... | update litex direction of iopads in ls180
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | corona-core gap too small
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | increase core size yet again, shrink gap
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | increase core size, reduce corona gap again
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | reduce nc ls180 pins to match
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | increase chip size by 100, make chipSize closer to...
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | fix clk_sel width (2 not 3)
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | trying to get yosys to stop destroying pll_lck_o signal
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | trying to get yosys to stop destroying pll_lck_o signal
|
commit | commitdiff | tree |
| 2020-11-13 |
Luke Kenneth Casson... | update full core ls180 (actually with litex peripherals...
|
commit | commitdiff | tree |
| next |
projects / soclayout.git / search