code tidyup / comments, and use defaultdict
[soc.git] / src / soc / simple / core.py
2021-11-19 Luke Kenneth Casso... code tidyup / comments, and use defaultdict
2021-11-19 Luke Kenneth Casso... create lists of latches in each FU, to record the read...
2021-11-18 Luke Kenneth Casso... remove combinatorial loop in core instruction conflict...
2021-11-18 Luke Kenneth Casso... experimenting with overlapping instructions, bit of...
2021-11-18 Luke Kenneth Casso... set up core processing FSM, which captures data if...
2021-11-18 Luke Kenneth Casso... set up a temporary copy of CoreInput
2021-11-18 Luke Kenneth Casso... experiment allowing overlap (activated with --allow...
2021-11-17 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2021-11-17 Luke Kenneth Casso... reading of regfile bitvector added, which activates...
2021-11-17 Luke Kenneth Casso... detect the case in Core bitvector when the Function...
2021-11-17 Luke Kenneth Casso... missing optional check on make_hazard_vecs
2021-11-17 Luke Kenneth Casso... move core hazard set/clear to separate function, for...
2021-11-17 Luke Kenneth Casso... whoops context-indentation by mistake (no harm done...
2021-11-16 Luke Kenneth Casso... print out regfile unary status, bit of name-cleanup
2021-11-16 Luke Kenneth Casso... use a virtual regfile port for the hazard bitvectors
2021-11-16 Luke Kenneth Casso... create set/get ports for bitvectors
2021-11-16 Luke Kenneth Casso... capture write port (wrflag) in byregfiles_spec for...
2021-11-16 Luke Kenneth Casso... rename regports for bitvectors so that
2021-11-16 Luke Kenneth Casso... starting to get write-clear of hazard vectors operating
2021-11-13 Luke Kenneth Casso... start adding hazard vector setting in core (unfinished)
2021-11-11 Luke Kenneth Casso... debug prints
2021-11-11 Luke Kenneth Casso... fix regfile port names for "fast" port access (regreduc...
2021-11-11 Luke Kenneth Casso... code-comments
2021-11-11 Luke Kenneth Casso... split out core input/output into separate file core_data.py
2021-11-11 Luke Kenneth Casso... enable hazard vecs in core
2021-11-10 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2021-11-10 Luke Kenneth Casso... make core busy_o part of the CoreOutput data structure
2021-11-10 Luke Kenneth Casso... add a "fu_found" signal to core, which allows for an...
2021-11-09 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2021-11-09 Luke Kenneth Casso... add core instruction-issue PriorityPickers
2021-11-09 Luke Kenneth Casso... comments
2021-11-09 Luke Kenneth Casso... core.py: create a dictionary of lists of Function Units...
2021-11-09 Luke Kenneth Casso... create function core conect_satellite_decoders
2021-11-08 Luke Kenneth Casso... shorter way of getting FU busy signals
2021-11-08 Luke Kenneth Casso... MultiCompUnit fixed to not need rdmask to be sustained...
2021-11-08 Luke Kenneth Casso... code comments
2021-11-08 Luke Kenneth Casso... comments
2021-11-08 Luke Kenneth Casso... remove issue_i from core, use i_valid instead to decide...
2021-11-08 Luke Kenneth Casso... move "exception happened" detection from TestIssuer...
2021-11-08 Luke Kenneth Casso... use p.i_valid in core instead of explicit signal ivalid_i
2021-11-08 Luke Kenneth Casso... use Pipeline API o_ready instead of explicit core busy_...
2021-11-08 Luke Kenneth Casso... convert core.py to Pipeline API, deriving from ControlBase
2021-11-08 Luke Kenneth Casso... move simple core input and output data to in/out data...
2021-11-04 Luke Kenneth Casso... add name to write pick on core
2021-11-01 Luke Kenneth Casso... code comments for core
2021-08-29 Luke Kenneth Casso... unnecessary signal rename ivalid_i to ii_valid (reverting)
2021-08-24 Luke Kenneth Casso... replace data_o with o_data and data_i with i_data as...
2021-08-24 Luke Kenneth Casso... big rename, global/search/replace of ready_o with o_rea...
2021-06-24 Luke Kenneth Casso... propagate new use_svp64_ldst_dec mode through TestCore...
2021-06-24 Luke Kenneth Casso... add an explicit PowerDecoder.is_svp64_mode flag to...
2021-05-06 Luke Kenneth Casso... add in predicate mask bit detection when zeroing is...
2021-05-06 Luke Kenneth Casso... pass SVP64 ReMap field through to core and then on...
2021-05-04 Luke Kenneth Casso... new fast3 needs to be remapped to fast1 port in "reduce...
2021-04-30 Luke Kenneth Casso... add a TestSRAM variant of LoadStore1, for being able...
2021-04-30 Luke Kenneth Casso... set up LoadStore1 in ConfigMemoryPortInterface and...
2021-04-23 Luke Kenneth Casso... move over to from openpower imports
2021-04-18 Luke Kenneth Casso... core_stopped_i unused: remove
2021-03-30 Alain D D WilliamsMerge branch 'master' of git.libre-soc.org:soc
2021-03-28 Luke Kenneth Casso... svp64-enable passed through to PowerDecoderSubsets...
2021-03-28 Luke Kenneth Casso... add option to reduce number of regfile ports (get DFFs...
2021-03-28 Luke Kenneth Casso... reduce number of regfile ports
2021-03-28 Luke Kenneth Casso... reduce regfile port usage on non-svp64
2021-03-11 Luke Kenneth Casso... add link of RA_OR_ZERO SVP64 detection
2021-02-04 Tobias Platenpass SPR MicroOp to MMU function unit
2021-01-16 Tobias Platenmove microwatt_mmu bool variable to pspec
2021-01-15 Tobias Platenadd microwatt_mmu boolean variable to core and compunits
2020-10-15 Luke Kenneth Casso... sorting out missing clock somewhere
2020-10-07 Luke Kenneth Casso... reorder / reorganise reset signals slightly
2020-10-06 Luke Kenneth Casso... skip Decode2ToOperand from PowerDecodeSubset
2020-09-28 Luke Kenneth Casso... missing pspec
2020-09-28 Luke Kenneth Casso... add "nocore" option to build verilog
2020-09-22 Luke Kenneth Casso... add MMU (commented out)
2020-09-08 Luke Kenneth Casso... create a special subset of Decoder Record for storing...
2020-09-08 Luke Kenneth Casso... give Decode2Execute1Type in core a name
2020-09-08 Luke Kenneth Casso... pass in CoreState to PowerDecoder rather than eq a...
2020-09-07 Luke Kenneth Casso... use PowerDecoderSubsets for FUs, except for TRAP which...
2020-09-07 Luke Kenneth Casso... add per-FU PowerDecoders. should now be subsettable
2020-09-05 Luke Kenneth Casso... connect XICS core irq to Decode2 eint
2020-09-04 Luke Kenneth Casso... adding option to include XICS external interrupts.
2020-08-15 Luke Kenneth Casso... rather big change to interaction between regfile and...
2020-08-14 Luke Kenneth Casso... move instruction decoder out of core
2020-08-14 Luke Kenneth Casso... move regspec / rdflag decoding functions out of PowerDe...
2020-08-14 Luke Kenneth Casso... put multi-ports back (for read) on int and fast regfiles
2020-08-13 Luke Kenneth Casso... sync on read of regfile ports
2020-08-13 Luke Kenneth Casso... sigh. convert INT regfile to binary addressing
2020-08-11 Luke Kenneth Casso... sigh, remove yet another int regfile read port
2020-08-11 Luke Kenneth Casso... massive reduction in gate count by using alternative...
2020-08-11 Luke Kenneth Casso... reduce regfile port usage for INT and FAST
2020-08-11 Luke Kenneth Casso... prepare write ports to be shared
2020-08-11 Luke Kenneth Casso... move write regfile picker creation to new function
2020-08-11 Luke Kenneth Casso... reducing regfile port usage by sharing read ports
2020-08-10 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-09 Luke Kenneth Casso... write pulse in issuer
2020-08-04 Luke Kenneth Casso... allow instruction to run if initiated whilst "stopped...
2020-08-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2020-08-03 Luke Kenneth Casso... change over to DMI debug start/stop interface
2020-07-29 Luke Kenneth Casso... bit of a big change: add prefixes "cu_" to all CompUnit...
2020-07-23 Luke Kenneth Casso... begin core in running state
2020-07-22 Jacob LifshayMerge remote-tracking branch 'origin/master'
2020-07-22 Jacob Lifshayformat code
next