2022-01-04 |
Luke Kenneth Casso... | remove FetchFSM from TestIssuer (it served its purpose... |
blob | commitdiff | raw |
2022-01-03 |
Luke Kenneth Casso... | doh, bus-hack was the wrong way round. *output* the... |
blob | commitdiff | raw | diff to current |
2022-01-03 |
Luke Kenneth Casso... | sigh, microwatts wishbone bus usage is non-wishbone... |
blob | commitdiff | raw | diff to current |
2022-01-03 |
Luke Kenneth Casso... | sigh have to allow external clocks and reset mess even... |
blob | commitdiff | raw | diff to current |
2022-01-03 |
Luke Kenneth Casso... | add missing ext_irq signal to testissuer in microwatt... |
blob | commitdiff | raw | diff to current |
2022-01-03 |
Luke Kenneth Casso... | adding an extra option to issuer_verilog.py to be able... |
blob | commitdiff | raw | diff to current |
2022-01-03 |
Luke Kenneth Casso... | bring external irq out for microwatt-compatible mode... |
blob | commitdiff | raw | diff to current |
2021-12-28 |
Cesar Strauss | Add an --inorder option to test_issuer.py |
blob | commitdiff | raw | diff to current |
2021-12-23 |
Cesar Strauss | Remove extra wait on core_stop_o at end of Execute. |
blob | commitdiff | raw | diff to current |
2021-12-23 |
Cesar Strauss | Re-enable core stopped signal when stopped. |
blob | commitdiff | raw | diff to current |
2021-12-22 |
Luke Kenneth Casso... | fix issues with running core in DMI "stopped" status... |
blob | commitdiff | raw | diff to current |
2021-12-22 |
Luke Kenneth Casso... | whoops, use MSR.IR for I-Cache fetch! |
blob | commitdiff | raw | diff to current |
2021-12-21 |
Luke Kenneth Casso... | continue to assert PC in FetchFSM if needed |
blob | commitdiff | raw | diff to current |
2021-12-21 |
Luke Kenneth Casso... | for each unit test case in test_issuer_mmu_data_path... |
blob | commitdiff | raw | diff to current |
2021-12-19 |
Luke Kenneth Casso... | add hard stop address in ifetch unit test, bit of a... |
blob | commitdiff | raw | diff to current |
2021-12-19 |
Luke Kenneth Casso... | set terminate if core terminate requested |
blob | commitdiff | raw | diff to current |
2021-12-19 |
Luke Kenneth Casso... | add DMI STOPADDR register and use it in HDLRunner to... |
blob | commitdiff | raw | diff to current |
2021-12-18 |
Luke Kenneth Casso... | sort out reset signalling after tracking down Simulatio... |
blob | commitdiff | raw | diff to current |
2021-12-18 |
Luke Kenneth Casso... | add icache/dcache/mmu unit test for TestIssuer |
blob | commitdiff | raw | diff to current |
2021-12-18 |
Luke Kenneth Casso... | get instructions to re-run in issuer after I-Cache... |
blob | commitdiff | raw | diff to current |
2021-12-16 |
Luke Kenneth Casso... | whoops remove duplicate code (cut/paste error) no harm... |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | read MSR.PR and MSR.DR and update ICache priv/virt... |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | move update of pc, msr and svstate into TestIssuerBase |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | comment-out TestIssuerInternalInorder for now |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | move alternative TestIssuerInternalInOrder to new file |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | split out common elaboratable code from TestIssuer, |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | big split-out of common functions in TestIssuer to... |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | simplifying / tidyup of TestIssuer to get CoreState |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | sort out MSR, read/write in same way as PC/SVSTATE... |
blob | commitdiff | raw | diff to current |
2021-12-15 |
Luke Kenneth Casso... | get fetch_failed working with no MMU |
blob | commitdiff | raw | diff to current |
2021-12-14 |
Luke Kenneth Casso... | trying to get TestIssuer FSM to respond correctly to... |
blob | commitdiff | raw | diff to current |
2021-12-13 |
Luke Kenneth Casso... | request a flush of icache to clear the instruction... |
blob | commitdiff | raw | diff to current |
2021-12-12 |
Luke Kenneth Casso... | set and reset instruction fault so it does not occur... |
blob | commitdiff | raw | diff to current |
2021-12-12 |
Luke Kenneth Casso... | when an exception happens, if it is a fetch_failed... |
blob | commitdiff | raw | diff to current |
2021-12-12 |
Luke Kenneth Casso... | drat, a test inverting the instruction made it into... |
blob | commitdiff | raw | diff to current |
2021-12-12 |
Luke Kenneth Casso... | starting to hack in fetch failed (including OP_FETCH_FA... |
blob | commitdiff | raw | diff to current |
2021-12-12 |
Luke Kenneth Casso... | set fetch_failed into PowerDecoder2 combinatorially |
blob | commitdiff | raw | diff to current |
2021-12-12 |
Luke Kenneth Casso... | in a terrible botched way, get at I-Cache and set it up |
blob | commitdiff | raw | diff to current |
2021-12-09 |
Luke Kenneth Casso... | wire fetch_failed from I-Cache to PowerDecoder2 |
blob | commitdiff | raw | diff to current |
2021-12-09 |
Jacob Lifshay | format code |
blob | commitdiff | raw | diff to current |
2021-11-23 |
Luke Kenneth Casso... | more comments |
blob | commitdiff | raw | diff to current |
2021-11-22 |
Luke Kenneth Casso... | make FetchFSM take PC as an input in its ispec |
blob | commitdiff | raw | diff to current |
2021-11-22 |
Luke Kenneth Casso... | local variable rename in FetchFSM |
blob | commitdiff | raw | diff to current |
2021-11-22 |
Luke Kenneth Casso... | split out FetchFSM into separate module |
blob | commitdiff | raw | diff to current |
2021-11-21 |
Luke Kenneth Casso... | reset execute back to ISSUE_START if at INSN_WAIT and |
blob | commitdiff | raw | diff to current |
2021-11-21 |
Luke Kenneth Casso... | complex. TestRunner now does not work properly unless... |
blob | commitdiff | raw | diff to current |
2021-11-19 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
blob | commitdiff | raw | diff to current |
2021-11-18 |
Luke Kenneth Casso... | experimenting with overlapping instructions, bit of... |
blob | commitdiff | raw | diff to current |
2021-11-10 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
blob | commitdiff | raw | diff to current |
2021-11-10 |
Luke Kenneth Casso... | make core busy_o part of the CoreOutput data structure |
blob | commitdiff | raw | diff to current |
2021-11-08 |
Luke Kenneth Casso... | remove unused variable |
blob | commitdiff | raw | diff to current |
2021-11-08 |
Luke Kenneth Casso... | remove issue_i from core, use i_valid instead to decide... |
blob | commitdiff | raw | diff to current |
2021-11-08 |
Luke Kenneth Casso... | move "exception happened" detection from TestIssuer... |
blob | commitdiff | raw | diff to current |
2021-11-08 |
Luke Kenneth Casso... | use p.i_valid in core instead of explicit signal ivalid_i |
blob | commitdiff | raw | diff to current |
2021-11-08 |
Luke Kenneth Casso... | use Pipeline API o_ready instead of explicit core busy_... |
blob | commitdiff | raw | diff to current |
2021-11-08 |
Luke Kenneth Casso... | move simple core input and output data to in/out data... |
blob | commitdiff | raw | diff to current |
2021-09-25 |
Las Safin | Merge remote-tracking branch 'upstream/master' into pr |
blob | commitdiff | raw | diff to current |
2021-09-10 |
Luke Kenneth Casso... | update explanatory comments on LD/ST exception handling |
blob | commitdiff | raw | diff to current |
2021-09-08 |
Cesar Strauss | Monitor exceptions, re-decoding the instruction in... |
blob | commitdiff | raw | diff to current |
2021-08-29 |
Luke Kenneth Casso... | unnecessary signal rename ivalid_i to ii_valid (reverting) |
blob | commitdiff | raw | diff to current |
2021-08-24 |
Luke Kenneth Casso... | replace data_o with o_data and data_i with i_data as... |
blob | commitdiff | raw | diff to current |
2021-08-24 |
Luke Kenneth Casso... | big rename, global/search/replace of ready_o with o_rea... |
blob | commitdiff | raw | diff to current |
2021-07-14 |
Luke Kenneth Casso... | update SVSTATE to 64 bit length (fortunately very easy) |
blob | commitdiff | raw | diff to current |
2021-07-12 |
Luke Kenneth Casso... | use default decoder, do not pass one in. |
blob | commitdiff | raw | diff to current |
2021-06-24 |
Luke Kenneth Casso... | propagate new use_svp64_ldst_dec mode through TestCore... |
blob | commitdiff | raw | diff to current |
2021-06-24 |
Luke Kenneth Casso... | add an explicit PowerDecoder.is_svp64_mode flag to... |
blob | commitdiff | raw | diff to current |
2021-06-09 |
Luke Kenneth Casso... | disconnect pll clock, connected in peripheral interconnect |
blob | commitdiff | raw | diff to current |
2021-06-09 |
Luke Kenneth Casso... | add in/out of ref_clk and pllclk_clk when PLL enabled |
blob | commitdiff | raw | diff to current |
2021-06-03 |
Luke Kenneth Casso... | comment out domains that have already been created |
blob | commitdiff | raw | diff to current |
2021-06-03 |
Luke Kenneth Casso... | no, do not assign clock to clock! |
blob | commitdiff | raw | diff to current |
2021-06-03 |
Luke Kenneth Casso... | sort out PLL domains but bypass PLL due to lack of... |
blob | commitdiff | raw | diff to current |
2021-06-03 |
Luke Kenneth Casso... | use DomainRenamer on all sub-components of TestIssuer |
blob | commitdiff | raw | diff to current |
2021-06-03 |
Luke Kenneth Casso... | make core_rst a member of TestIssuerInternal |
blob | commitdiff | raw | diff to current |
2021-05-27 |
Luke Kenneth Casso... | adjust PLL connections looking for coriolis2 issue |
blob | commitdiff | raw | diff to current |
2021-05-26 |
Luke Kenneth Casso... | arse. PLL test_issuer clk_sel_i accidentally only 1... |
blob | commitdiff | raw | diff to current |
2021-05-26 |
Luke Kenneth Casso... | remove err feature from sram4k wb |
blob | commitdiff | raw | diff to current |
2021-05-26 |
Luke Kenneth Casso... | rename PLL signals |
blob | commitdiff | raw | diff to current |
2021-05-24 |
Luke Kenneth Casso... | match up PLL names |
blob | commitdiff | raw | diff to current |
2021-05-22 |
Luke Kenneth Casso... | update PLL to use Instance |
blob | commitdiff | raw | diff to current |
2021-05-13 |
Luke Kenneth Casso... | update comments in issuer.py regarding a 4th FSM |
blob | commitdiff | raw | diff to current |
2021-05-09 |
Luke Kenneth Casso... | add comment about LD/ST exception needs copying into... |
blob | commitdiff | raw | diff to current |
2021-05-07 |
Luke Kenneth Casso... | whoops setup of core.sv_pred_sm/dm not indented and... |
blob | commitdiff | raw | diff to current |
2021-05-06 |
Luke Kenneth Casso... | pass relevant predicate mask bits through to Decoders... |
blob | commitdiff | raw | diff to current |
2021-05-06 |
Luke Kenneth Casso... | add in predicate mask bit detection when zeroing is... |
blob | commitdiff | raw | diff to current |
2021-05-06 |
Luke Kenneth Casso... | pass SVP64 ReMap field through to core and then on... |
blob | commitdiff | raw | diff to current |
2021-05-05 |
Luke Kenneth Casso... | whoops wrong signal name, set exc_happened |
blob | commitdiff | raw | diff to current |
2021-05-04 |
Luke Kenneth Casso... | add TODO comments and cross-reference to bug |
blob | commitdiff | raw | diff to current |
2021-05-04 |
Luke Kenneth Casso... | note a way to see if an exception happened, in TestIssuer |
blob | commitdiff | raw | diff to current |
2021-04-30 |
Luke Kenneth Casso... | set up LoadStore1 in ConfigMemoryPortInterface and... |
blob | commitdiff | raw | diff to current |
2021-04-25 |
Cesar Strauss | Shift-out skipped mask bits for both crpred and intpred |
blob | commitdiff | raw | diff to current |
2021-04-24 |
Luke Kenneth Casso... | whitespace |
blob | commitdiff | raw | diff to current |
2021-04-23 |
Luke Kenneth Casso... | more openpower-isa conversion |
blob | commitdiff | raw | diff to current |
2021-04-23 |
Luke Kenneth Casso... | move over to from openpower imports |
blob | commitdiff | raw | diff to current |
2021-04-22 |
Cesar Strauss | Implement CR predication |
blob | commitdiff | raw | diff to current |
2021-04-21 |
Cesar Strauss | CR sub-fields are stored in MSB0 order |
blob | commitdiff | raw | diff to current |
2021-04-21 |
Cesar Strauss | Fix sense of "invert" signal |
blob | commitdiff | raw | diff to current |
2021-04-18 |
Luke Kenneth Casso... | create signal on test_issuer which gives PLL clk_sel_i... |
blob | commitdiff | raw | diff to current |
2021-04-18 |
Luke Kenneth Casso... | rename PLL pins to match LIP6.fr PLL |
blob | commitdiff | raw | diff to current |
2021-04-18 |
Luke Kenneth Casso... | core_stopped_i unused: remove |
blob | commitdiff | raw | diff to current |
2021-04-17 |
Cesar Strauss | Implement 1<<r3 directly by a shift |
blob | commitdiff | raw | diff to current |
next |