2021-09-07 |
klehman | breakout of register collection and compare |
blob | commitdiff | raw |
2021-09-07 |
Cesar Strauss | Fix typo. |
blob | commitdiff | raw | diff to current |
2021-09-07 |
Luke Kenneth Casso... | add TODO code-comments |
blob | commitdiff | raw | diff to current |
2021-09-07 |
Luke Kenneth Casso... | whitespace, add bug ref number to test API |
blob | commitdiff | raw | diff to current |
2021-08-29 |
Luke Kenneth Casso... | unnecessary signal rename ivalid_i to ii_valid (reverting) |
blob | commitdiff | raw | diff to current |
2021-08-24 |
Luke Kenneth Casso... | replace data_o with o_data and data_i with i_data as... |
blob | commitdiff | raw | diff to current |
2021-08-24 |
Luke Kenneth Casso... | big rename, global/search/replace of ready_o with o_rea... |
blob | commitdiff | raw | diff to current |
2021-08-01 |
Jonathan Neuschäfer | soc.simple.test: Rename setup_test_memory to avoid... |
blob | commitdiff | raw | diff to current |
2021-05-01 |
Luke Kenneth Casso... | use new AllFunctionUnits.get_fu function |
blob | commitdiff | raw | diff to current |
2021-05-01 |
Luke Kenneth Casso... | use SPRreduced to match PowerDecoder2 |
blob | commitdiff | raw | diff to current |
2021-04-30 |
Luke Kenneth Casso... | https://bugs.libre-soc.org/show_bug.cgi?id=635 |
blob | commitdiff | raw | diff to current |
2021-04-30 |
Luke Kenneth Casso... | better reporting on gpr comparisons |
blob | commitdiff | raw | diff to current |
2021-04-23 |
Luke Kenneth Casso... | error in setting fast regs test values |
blob | commitdiff | raw | diff to current |
2021-04-23 |
Luke Kenneth Casso... | move more files to openpower-isa |
blob | commitdiff | raw | diff to current |
2021-04-23 |
Luke Kenneth Casso... | move over to from openpower imports |
blob | commitdiff | raw | diff to current |
2021-04-21 |
Tobias Platen | testcase: pass PRTBL to mmu |
blob | commitdiff | raw | diff to current |
2021-03-30 |
Alain D D Williams | Merge branch 'master' of git.libre-soc.org:soc |
blob | commitdiff | raw | diff to current |
2021-03-28 |
Luke Kenneth Casso... | rather invasive reduction of SPR regfile size |
blob | commitdiff | raw | diff to current |
2021-03-02 |
Luke Kenneth Casso... | sort out SPR setting in MMU |
blob | commitdiff | raw | diff to current |
2021-02-16 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
blob | commitdiff | raw | diff to current |
2021-02-15 |
Cesar Strauss | Simplify obtaining the PC from the register file |
blob | commitdiff | raw | diff to current |
2021-02-15 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
blob | commitdiff | raw | diff to current |
2021-02-13 |
Cesar Strauss | Check the PC value at the end of each instruction |
blob | commitdiff | raw | diff to current |
2021-01-18 |
Tobias Platen | uncomment #FIXME in unit_test |
blob | commitdiff | raw | diff to current |
2021-01-08 |
Tobias Platen | fix broken testcase for simple core |
blob | commitdiff | raw | diff to current |
2020-08-15 |
Luke Kenneth Casso... | rather big change to interaction between regfile and... |
blob | commitdiff | raw | diff to current |
2020-08-14 |
Luke Kenneth Casso... | move instruction decoder out of core |
blob | commitdiff | raw | diff to current |
2020-08-13 |
Luke Kenneth Casso... | sigh. convert INT regfile to binary addressing |
blob | commitdiff | raw | diff to current |
2020-08-03 |
Tobias Platen | Merge branch 'master' of ssh://git.libre-riscv.org... |
blob | commitdiff | raw | diff to current |
2020-08-03 |
Luke Kenneth Casso... | change over to DMI debug start/stop interface |
blob | commitdiff | raw | diff to current |
2020-07-22 |
Jacob Lifshay | Merge remote-tracking branch 'origin/master' |
blob | commitdiff | raw | diff to current |
2020-07-22 |
Jacob Lifshay | format code |
blob | commitdiff | raw | diff to current |
2020-07-11 |
Luke Kenneth Casso... | fix spr setting, set endianness |
blob | commitdiff | raw | diff to current |
2020-07-08 |
Luke Kenneth Casso... | resolving old and new behaviour for lookup of SPRs |
blob | commitdiff | raw | diff to current |
2020-07-08 |
Luke Kenneth Casso... | resolving old and new behaviour for lookup of SPRs |
blob | commitdiff | raw | diff to current |
2020-07-08 |
Luke Kenneth Casso... | adding in ALU test back in, debugging SPR setup |
blob | commitdiff | raw | diff to current |
2020-07-08 |
Luke Kenneth Casso... | sorting out setting of XER |
blob | commitdiff | raw | diff to current |
2020-07-08 |
Jacob Lifshay | Merge branch 'master' of ssh://git.libre-riscv.org... |
blob | commitdiff | raw | diff to current |
2020-07-07 |
Luke Kenneth Casso... | ordering of tests for OP_ATTN needed shuffling. seems... |
blob | commitdiff | raw | diff to current |
2020-07-07 |
Luke Kenneth Casso... | debugging termination (OP_ATTN) |
blob | commitdiff | raw | diff to current |
2020-07-07 |
Luke Kenneth Casso... | debugging termination / OP_ATTN |
blob | commitdiff | raw | diff to current |
2020-07-05 |
Luke Kenneth Casso... | big reorg on PowerDecoder2, actually Decode2Execute1Type |
blob | commitdiff | raw | diff to current |
2020-07-04 |
Luke Kenneth Casso... | add pspec to test_core.py |
blob | commitdiff | raw | diff to current |
2020-07-04 |
Luke Kenneth Casso... | add pspec to test_core.py |
blob | commitdiff | raw | diff to current |
2020-06-17 |
Luke Kenneth Casso... | enable all tests again in test_core.py and test_issuer.py |
blob | commitdiff | raw | diff to current |
2020-06-17 |
Luke Kenneth Casso... | debugging test_issuer, getting FSM working |
blob | commitdiff | raw | diff to current |
2020-06-16 |
Luke Kenneth Casso... | reduce instruction depth to 6 bits in TestIssuer |
blob | commitdiff | raw | diff to current |
2020-06-16 |
Luke Kenneth Casso... | move debug statements to check function |
blob | commitdiff | raw | diff to current |
2020-06-16 |
Luke Kenneth Casso... | move check regs in simple core to separate function |
blob | commitdiff | raw | diff to current |
2020-06-16 |
Luke Kenneth Casso... | move test core reg set up into separate function |
blob | commitdiff | raw | diff to current |
2020-06-16 |
Luke Kenneth Casso... | add beginnings of TestIssuer class, to issue instructio... |
blob | commitdiff | raw | diff to current |
2020-06-16 |
Luke Kenneth Casso... | refer to signals directly in Test Core |
blob | commitdiff | raw | diff to current |
2020-06-15 |
Luke Kenneth Casso... | have to set up addr/st rel-go link before setting up... |
blob | commitdiff | raw | diff to current |
2020-06-15 |
Luke Kenneth Casso... | add in memory setup/check but disable LDST Unit Tests... |
blob | commitdiff | raw | diff to current |
2020-06-08 |
Luke Kenneth Casso... | re-add unit tests back in |
blob | commitdiff | raw | diff to current |
2020-06-08 |
Luke Kenneth Casso... | more verbose debug information tracking down SO/OV... |
blob | commitdiff | raw | diff to current |
2020-06-08 |
Luke Kenneth Casso... | code-morph test_core for XER bit clarity |
blob | commitdiff | raw | diff to current |
2020-06-08 |
Luke Kenneth Casso... | added check which shows that OV32 in "adde." is not... |
blob | commitdiff | raw | diff to current |
2020-06-07 |
Luke Kenneth Casso... | assert XER SO/OV/CA registers, check these are ok ... |
blob | commitdiff | raw | diff to current |
2020-06-07 |
Luke Kenneth Casso... | add debug print statements, re-enable all tests in... |
blob | commitdiff | raw | diff to current |
2020-06-07 |
Luke Kenneth Casso... | add msr to ISA in test_core.py |
blob | commitdiff | raw | diff to current |
2020-06-06 |
Luke Kenneth Casso... | missing test.mem arg for ISA in test_core |
blob | commitdiff | raw | diff to current |
2020-06-05 |
Luke Kenneth Casso... | comment out CR assertion for now |
blob | commitdiff | raw | diff to current |
2020-06-05 |
Luke Kenneth Casso... | experimenting with CR, not quite right |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | testing CRs after writing: not in the right bit-order |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | remove unneeded code |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | add branch test case to core |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | no global variables in test suites |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | sigh. because POWER. CR index inversion |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | sigh. weirdness involving bit-inversion, inconsistency... |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | no global variables in test suites |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | add ShiftRot test case (works only because CRs are... |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | add both logical and ALU test core |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | comment clarify on core |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | initialise XER from simulation |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | messing with valid/busy signals in core test |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | test actual reg values being produced in core test |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | move reg setup to earlier in test |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | test against Logical (hard-coded change) |
blob | commitdiff | raw | diff to current |
2020-06-04 |
Luke Kenneth Casso... | add first cut at test core |
blob | commitdiff | raw | diff to current |
|