| 2022-01-25 |
Luke Kenneth Casson... | add license and copyright header to dcache.py,
|
commit | commitdiff | tree |
| 2022-01-25 |
Luke Kenneth Casson... | LDSTException now passing bits of SRR1 around to the...
|
commit | commitdiff | tree |
| 2022-01-24 |
Luke Kenneth Casson... | comments
|
commit | commitdiff | tree |
| 2022-01-24 |
Luke Kenneth Casson... | hmm there seems to have been an error in DTLB Read,
|
commit | commitdiff | tree |
| 2022-01-24 |
Luke Kenneth Casson... | bool test on traptype to
|
commit | commitdiff | tree |
| 2022-01-23 |
Luke Kenneth Casson... | looked in soc.vhdl in microwatt and the parameters...
|
commit | commitdiff | tree |
| 2022-01-23 |
Luke Kenneth Casson... | add debug output of whether stall occurs on dcache
|
commit | commitdiff | tree |
| 2022-01-22 |
Luke Kenneth Casson... | missed setting of r0_full to zero in dcache. not encountered as
|
commit | commitdiff | tree |
| 2022-01-21 |
Luke Kenneth Casson... | skip ilang data in branch test_pipe_caller.py
|
commit | commitdiff | tree |
| 2022-01-21 |
Luke Kenneth Casson... | attempting to get compunit and test_pipe_caller unit...
|
commit | commitdiff | tree |
| 2022-01-21 |
Luke Kenneth Casson... | sigh, monitor DEC/TB StateRegs "properly" so that the...
|
commit | commitdiff | tree |
| 2022-01-21 |
Luke Kenneth Casson... | whoops fix bug in setting of DEC/TB (State) in test_core.py
|
commit | commitdiff | tree |
| 2022-01-20 |
Luke Kenneth Casson... | whoops MFSPR DEC/TB was reading from FastRegs not StateRegs
|
commit | commitdiff | tree |
| 2022-01-19 |
Luke Kenneth Casson... | whoops forgot to enable fast-reg read in DMI
|
commit | commitdiff | tree |
| 2022-01-19 |
Luke Kenneth Casson... | ISI (0x400) trap is the only one that puts memory-based...
|
commit | commitdiff | tree |
| 2022-01-19 |
Luke Kenneth Casson... | comments
|
commit | commitdiff | tree |
| 2022-01-19 |
Luke Kenneth Casson... | move DEC and TB into StateRegs, to make room in FastRegs
|
commit | commitdiff | tree |
| 2022-01-18 |
Luke Kenneth Casson... | add support for DMI debug read of FAST Regfile SPRs
|
commit | commitdiff | tree |
| 2022-01-18 |
Luke Kenneth Casson... | comments on SRR1 in trap
|
commit | commitdiff | tree |
| 2022-01-18 |
Luke Kenneth Casson... | preserve bits of SRR1 on a TRAP (including all interrupts...
|
commit | commitdiff | tree |
| 2022-01-17 |
Luke Kenneth Casson... | fix hrfid and mtmsrd so that it is identical to microwatt
|
commit | commitdiff | tree |
| 2022-01-17 |
Luke Kenneth Casson... | connect up DEC/TB FSM pauser from core to Issuer
|
commit | commitdiff | tree |
| 2022-01-17 |
Luke Kenneth Casson... | comments
|
commit | commitdiff | tree |
| 2022-01-17 |
Luke Kenneth Casson... | whitespace
|
commit | commitdiff | tree |
| 2022-01-17 |
Luke Kenneth Casson... | add pause_dec_tb signal (not very sophisticated) to...
|
commit | commitdiff | tree |
| 2022-01-17 |
Luke Kenneth Casson... | add signal for pausing the DEC/TB FSM to IssuerBase
|
commit | commitdiff | tree |
| 2022-01-16 |
Luke Kenneth Casson... | raise interrupt on misaligned atomic LDST
|
commit | commitdiff | tree |
| 2022-01-16 |
Luke Kenneth Casson... | pass over store_done correctly from dcache over PortInterface
|
commit | commitdiff | tree |
| 2022-01-16 |
Luke Kenneth Casson... | add CR0 to LDSTCompUnit, for reporting if LR/SC store...
|
commit | commitdiff | tree |
| 2022-01-16 |
Luke Kenneth Casson... | remove PortInterface mmu_done signal,
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | forgot name on dcache Reservation
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | pass over atomic signals to dcache from loadstore.
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | try using req.op in RELOAD_WAIT_ACK to detect whether...
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | pass atomic reserve through from PortInterface to DCache
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | add atomic LR/SC signal to LDSTCompUnit
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | add reserve (atomic) signal to LDST data structures...
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | tidyup PortInterface
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | workaround for bug in dcache where the r1.req waiting...
|
commit | commitdiff | tree |
| 2022-01-15 |
Luke Kenneth Casson... | enable both linux-5.7 tests
|
commit | commitdiff | tree |
| 2022-01-14 |
Luke Kenneth Casson... | split out CacheTag Record to separate structure
|
commit | commitdiff | tree |
| 2022-01-14 |
Luke Kenneth Casson... | update how d_valid is handled
|
commit | commitdiff | tree |
| 2022-01-14 |
Luke Kenneth Casson... | missed setting r1.store_way and r1.store_row in STORE_WAIT_A...
|
commit | commitdiff | tree |
| 2022-01-14 |
Luke Kenneth Casson... | Revert "dcache 2nd stage (r1) should only indicate...
|
commit | commitdiff | tree |
| 2022-01-14 |
Luke Kenneth Casson... | second test for linux-5.7
|
commit | commitdiff | tree |
| 2022-01-12 |
Luke Kenneth Casson... | add allow-overlap option to issuer_verilog.py
|
commit | commitdiff | tree |
| 2022-01-12 |
Luke Kenneth Casson... | dcache 2nd stage (r1) should only indicate not-busy
|
commit | commitdiff | tree |
| 2022-01-12 |
Luke Kenneth Casson... | fix issue with priv_mode not being passed correctly...
|
commit | commitdiff | tree |
| 2022-01-12 |
Luke Kenneth Casson... | fix issue with d_valid in dcache, was not being set...
|
commit | commitdiff | tree |
| 2022-01-10 |
Luke Kenneth Casson... | LoadStore1 priv_mode was not being correctly picked...
|
commit | commitdiff | tree |
| 2022-01-09 |
Luke Kenneth Casson... | grab the LDST request address for microwatt verilator...
|
commit | commitdiff | tree |
| 2022-01-09 |
Luke Kenneth Casson... | add linux-5.7 unit test which showed a silly error:
|
commit | commitdiff | tree |
| 2022-01-08 |
Luke Kenneth Casson... | fix MMU lookup after 2nd request (misaligned) by also...
|
commit | commitdiff | tree |
| 2022-01-08 |
Luke Kenneth Casson... | add microwatt mmu.bin test5 to show page-fault on misaligned LD
|
commit | commitdiff | tree |
| 2022-01-08 |
Luke Kenneth Casson... | do not clear out ldst request after TLB entry is added
|
commit | commitdiff | tree |
| 2022-01-08 |
Luke Kenneth Casson... | enable microwatt mmu test2
|
commit | commitdiff | tree |
| 2022-01-08 |
Luke Kenneth Casson... | whitespace and use exc is None not exc == None
|
commit | commitdiff | tree |
| 2022-01-08 |
Luke Kenneth Casson... | add a second LD request to dcache which is merged with...
|
commit | commitdiff | tree |
| 2022-01-08 |
Luke Kenneth Casson... | start adding in mis-aligned LD/ST support into LoadStore1
|
commit | commitdiff | tree |
| 2022-01-07 |
Luke Kenneth Casson... | whitespace
|
commit | commitdiff | tree |
| 2022-01-07 |
Luke Kenneth Casson... | add missing MSRSpec import
|
commit | commitdiff | tree |
| 2022-01-07 |
Luke Kenneth Casson... | add msr_o to issuer in microwatt_compat mode
|
commit | commitdiff | tree |
| 2022-01-06 |
Luke Kenneth Casson... | double the number of lines in the L1 D/I-Cache to match...
|
commit | commitdiff | tree |
| 2022-01-06 |
Luke Kenneth Casson... | add SECOND_REQ state to loadstore.py, not yet implemented
|
commit | commitdiff | tree |
| 2022-01-05 |
Luke Kenneth Casson... | add easy-to-access debug reporting of instruction and PC
|
commit | commitdiff | tree |
| 2022-01-05 |
Luke Kenneth Casson... | use microwatt-specific PLRU due to bug in nmutil version
|
commit | commitdiff | tree |
| 2022-01-04 |
Luke Kenneth Casson... | fix DriverConflict over MSR write in Issuer/Core by...
|
commit | commitdiff | tree |
| 2022-01-04 |
Luke Kenneth Casson... | remove FetchFSM from TestIssuer (it served its purpose...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | doh, bus-hack was the wrong way round. *output* the...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | sigh, microwatts wishbone bus usage is non-wishbone...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | sigh have to allow external clocks and reset mess even...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | give module appropriate top-level name in microwatt...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | add missing ext_irq signal to testissuer in microwatt...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | adding an extra option to issuer_verilog.py to be able...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | bring external irq out for microwatt-compatible mode...
|
commit | commitdiff | tree |
| 2022-01-03 |
Luke Kenneth Casson... | stop display of LDSTCompUnit debug info on every cycle
|
commit | commitdiff | tree |
| 2021-12-30 |
Luke Kenneth Casson... | rename nia to cia in MMU input record and mmu FSM
|
commit | commitdiff | tree |
| 2021-12-28 |
Luke Kenneth Casson... | add misaligned mmu.bin test 5 notes: currently LoadStore1...
|
commit | commitdiff | tree |
| 2021-12-27 |
Luke Kenneth Casson... | found bug in mmu with calculating addrsh, should have...
|
commit | commitdiff | tree |
| 2021-12-27 |
Luke Kenneth Casson... | add mmu.py microwatt mmu.bin test4 page table
|
commit | commitdiff | tree |
| 2021-12-26 |
Luke Kenneth Casson... | good grief, finally tracked down a piece of missing...
|
commit | commitdiff | tree |
| 2021-12-26 |
Luke Kenneth Casson... | whoops, using variable RegStage0 in dcache stage_0...
|
commit | commitdiff | tree |
| 2021-12-26 |
Luke Kenneth Casson... | missed reset of d_valid in dcache.py and missed that its
|
commit | commitdiff | tree |
| 2021-12-26 |
Luke Kenneth Casson... | rename addr to raddr in LoadStore1 to avoid conflict...
|
commit | commitdiff | tree |
| 2021-12-25 |
Luke Kenneth Casson... | add mmu.bin test2 to much simpler test_loadstore1.py
|
commit | commitdiff | tree |
| 2021-12-25 |
Luke Kenneth Casson... | move msr in test_loadstore1.py outside of conditional...
|
commit | commitdiff | tree |
| 2021-12-25 |
Luke Kenneth Casson... | whitespace
|
commit | commitdiff | tree |
| 2021-12-25 |
Luke Kenneth Casson... | move microwatt mmu.bin test 3 page table to test pagetables...
|
commit | commitdiff | tree |
| 2021-12-25 |
Luke Kenneth Casson... | wait for MMU "done" when setting PRTBL and PIDR
|
commit | commitdiff | tree |
| 2021-12-25 |
Luke Kenneth Casson... | add microwatt mmu.bin regression test test_mmu_3
|
commit | commitdiff | tree |
| 2021-12-24 |
Luke Kenneth Casson... | enable instruction redirect in mmu ifetch test
|
commit | commitdiff | tree |
| 2021-12-23 |
Luke Kenneth Casson... | somehow managed to miss out setting r1.forward_valid1...
|
commit | commitdiff | tree |
| 2021-12-23 |
Luke Kenneth Casson... | uniquify names in dcache.py
|
commit | commitdiff | tree |
| 2021-12-23 |
Luke Kenneth Casson... | allow MSR reset to default to a value set by issuer_verilog.py
|
commit | commitdiff | tree |
| 2021-12-23 |
Luke Kenneth Casson... | pass in msr_reset to issuer_verilog.py
|
commit | commitdiff | tree |
| 2021-12-23 |
Luke Kenneth Casson... | add ability to set the reset values of RegFileArray
|
commit | commitdiff | tree |
| 2021-12-22 |
Luke Kenneth Casson... | only use a single variable for ack adjusting in dcache.py
|
commit | commitdiff | tree |
| 2021-12-22 |
Luke Kenneth Casson... | fix issues with running core in DMI "stopped" status...
|
commit | commitdiff | tree |
| 2021-12-22 |
Luke Kenneth Casson... | when setting DSISR in LoadStore1 use correct load bit...
|
commit | commitdiff | tree |
| 2021-12-22 |
Luke Kenneth Casson... | use correct X-Form L field in OP_MTMSRD
|
commit | commitdiff | tree |
| 2021-12-22 |
Luke Kenneth Casson... | check problem state in OP_MTMSRD from original reg...
|
commit | commitdiff | tree |
| next |
projects / soc.git / search